EE 4755 - Study Guides


Synthesis

Material on inference and optimization of hardware from Verilog as performed by typical Verilog synthesis tools.

ECE Home Page
David M. Koppelman - koppel@ece.lsu.edu
Modified 17 Sep 2015 19:31 (031 UTC)