EE 4755, Digital Design Using HDLs

When / Where / Details

Fall 2021: MWF 11:30-12:20 CT 201 Tureaud Hall
Fall 2021 Syllabus

Current Lectures

Lecture slides and examples used in class.

Computer Status

The current status of the computers in the back of Room 2241 P.F. Taylor Hall. Updated every 10 minutes.


Instructions on how to use the software, including the Verilog simulation, Verilog synthesis, and Emacs (text editor).


Software manuals and information on Verilog.

Study Guide

Additional material on Verilog inference and synthesis.


What's Popular

The most accessed Web pages for this course over the past three days.

Assignments and Exams

Includes solutions.
Screenshot of design.
RSS Feed What's New
14 December 2021, 12:01:58 CST
Grading Update 3: The coursework average graph has been linked to the grades page. Course grades will be posted to myLSU within an hour.

11 December 2021, 18:47:59 CST
Grading Update 2:Final Exam Grades available. The high grade was 75, the average was 40.4 and the median was 38.5. This is an improvement over the midterm exam. To find the most important grade, or at least to look at the aliases, click here. The remaining homework assignments should be returned tomorrow. Course grades will probably be determined on Monday. For those who hate waiting, keep in mind that the longer I think about grades the more sympathetic I get.

10 December 2021, 16:14:15 CST
Grading Update 1:Exam grades will probably not be available until Saturday.

What Was New
44 more items starting 8 December 2021, 7:55:02 CST.

ECE Home Page
David M. Koppelman -
Modified 14 Dec 2021 12:03 (1803 UTC)
Provide Website Feedback  • Accessibility Statement  • Privacy Statement