Reconfigurable Mapping Functions for Online Architectures

torw >



Clemson University

Shyamnath Harinath and Ron Sass

May 15, 2003







forw >

informally, we're talking about a RC module f

input
$$\longrightarrow f(s) \longrightarrow output$$

0

with two operations

- \Rightarrow add a key, value pair to *f*
- \Rightarrow given a key, find the matching value







Mapping Functions (cont'd)

Closely related to a number of computing concepts...

- \Leftrightarrow associative memory
- content-addressable memory
- ▷ in software, called a *dictionary*, with variety of implementations

- hashing
- □ trees
- 🖵 et al.







Network Classification

- some applications have stringent constraints (1–5 cycles) on the search operation
- ▷ for example, classifying network packets has numerous uses...
 - IP characterization
 - □ flow table and QoS-related router functions
 - network intrusion detection
- ⇒ all of these problems require either looking at the packet header (or sometimes payload) and determining





Network Classification Example

torw^{*}

- \Rightarrow for example, a router might want to know ...
 - what outgoing port?

"130.127.24.101" $\longrightarrow f(s) \longrightarrow$ "port 17"

- □ has the address/port been legally established?
- □ if the payload contain a flagged signature?
- ⇒ hardware solutions can often be prohibitively expensive





Outline

forw>

- \bigcirc Preliminaries
 - online architectures
 - formal problem statement
- ♀ Objective
- ↔ Three RC Implementations
- Experiments and Results
 - measures
 - platform
 - □ results





Reconfigurable Computing (RC)

forw

Preliminaries

- using FPGAs, RC realizes a digital hardware circuit (a configuration) at run-time
- SRAM-based FPGAs can be reprogrammed repeatedly
- ▷ modern (larger) FPGAs support partial reconfigurable
- form the basis of run-time reconfigurable (RTR) systems where multiple circuits are cycled through during a single application



Online Architectures

further refinement of RTR systems is an **online architecture** where

8

- ▷ sequence of configurations
 - not known a priori
- configuration not known a priori
- \Rightarrow an online algorithm decides
 - the next change at run-time



torw >







Arbitrary Mapping Function

We are interested in realizing mapping functions in online archi-

0

tectures; formally our mapping function is





where ...









Preliminaries

Arbitrary Mapping Function (cont'd)

where

- \Rightarrow the source set $\mathbf{S} = \{ \mathbf{s} : \mathbb{Z} \mid 0 \le t < 2^{w} \bullet \mathbf{s} \}$
 - where w is input width (in bits)
- \checkmark the target set $\mathbf{T} = \{t : \mathbb{Z} \mid 0 \le t < 2^{\upsilon} \bullet t\}$
 - where v is output width (in bits)
- \Rightarrow the capacity, *n*, is $\lceil \log_2 n \rceil \approx v$

S
$$\xrightarrow{\mathcal{W}}$$
 $f(s)$ $\xrightarrow{\mathcal{V}}$ **T**

 1°





Arbitrary Mapping Function (cont'd)

torw`

Preliminaries

- \Rightarrow two operations; assuming $s \in \mathbf{S}$ and $t \in \mathbf{T}$
 - □ SEARCH— given *s* find *t*; i.e. calculate f(s)
 - □ ASSOC— given (s, t) and f make a new f' such that

$$f = f' \operatorname{except} f'(s) = t$$





Content-Addressable Memory (CAM)

- \hookrightarrow hardware device that
 - standard memory mode
 - □ match mode
- \Rightarrow collections of small CAMs are used in
 - □ TLB (virtual-to-physical memory translations)
 - □ main memory hierarchies (caches)



torw



CAM device v. Arbitrary Mapping Function

- CAMs are similar to arbitrary mapping functions except that
 a CAM's capacity is usually not related to | S | or | T |
- \Rightarrow recall in our problem, we assume capacity
 - $n \ll |\mathbf{S}|$ $n \approx |\mathbf{T}|$
- ▷ mapping functions can be easily extended to CAMs with a bank of $v \times 1$ RAMs



torw

Content-Addressable Memory (cont'd)



Preliminaries

x

.

forw>>

PARL



Objective

forw

Objective

- replace CAMs and other dictionary structures with mapping functions implemented in online architectures
- \Rightarrow for our motivating applications, we can assume
 - □ SEARCH is very common and must be very fast
 - □ ASSOC is less frequent and can be more costly
- The Question: While meeting the tight timing constraints of the SEARCH operation, what implementation maximizes capacity and minimizes reconfiguration time (ASSOC operation)?





Three Implementations

16



▷ RCAM





Implementations

forw≫



CAM1/CAM2

↔ CAM1 — registers each $s \in S$ separately, feeds a two-input comparator

 \Rightarrow CAM2 — configures constant comparators for each $s \in \mathbf{S}$



17

forw >>

RCAM

as described previously* aim for a single match (nomatch) signal using LUTs to store data and matching function

torw >

Implementations



*Steve Guccione, Delon Levi, and Daniel Dows, "A Reconfigurable Content Addressable Memory," RAW 2000



QM-Tab

torw

Implementations

- applies the multibit Quine-McClusky tabulation method to the function *f* to reduce the number of gates and then maps to LUTs
 - each output bit in t has a separate function (all functions share common minterms)
 - □ shared minterms lead to larger capacity
 - □ ASSOC is a significant software process
 - the number of cascaded LUTs increases very slowly with capacity
- unlike the others, performance is highly dependent on data set





QM-Tab (cont'd)

RAM	RAM		
	RAM I ₈₋₁₁		RAM
RAM	RAM I _{12–15}		RAM
	Minterm _k (16 bits)	RAM	RAM
RAM		RAM	
	RAM I ₄₋₇	RAM	
	RAM 1/12-15		

20

Implementations





Experiments

torw

Experiments

- ♀ first-order effects of technical choices
- \hookrightarrow use Java for software processes
- \Rightarrow use JHDL for hardware description
- \Rightarrow use Xilinx tool chain to generate bitfiles
- target hardware: XC4085XLA (no partial reconfiguration)
- ▷ important measures: space, SEARCH latency, ASSOC com-

21

pute time





Measures

forw

Experiments

- \Rightarrow space s(n, w) measured in CLBs (imprecise)
- \Rightarrow SEARCH latency measured in cycles
- ASSOC— total time is reconfigure time plus time to determine next configuration
 - for 4085 (no partial reconfiguration), reconfigure time is constant
 - we simply report software time-to-compute next configuration
- some implementations depend on the data; for the others we summarize
- \Rightarrow ultimately, we'd like to know for each implementation a range of *w* and capacities *n* for a device





Summary Results

forw≫

Experiments

Implementation	$\mathbf{S}(n; \boldsymbol{w})$	cycles	fixed routing?	$T_1(n)$
CAM1	$3 \times n \times \lceil w/2 \rceil$	3	y	none
CAM2	$2 \times \mathbf{n} \times \lceil \mathbf{w}/8 \rceil$	2	y	O(1)
RCAM	$3 \times n \times \lceil w/8 \rceil$	2	n	O (n)
QM Tabulation	varies	$O(1)^{\dagger}$	n	O (2 ^{<i>n</i>})

[†] usually 2–3





Data Dependent Measures

- to complete the comparison, we need data samples for for QM-Tab ASSOC operation
 - \Box randomly select various size sets of $s \in S$ elements
 - \Box for each assign a random output t
- \Rightarrow worked with the range of capacities and a fixed input width w for QM-Tab ASSOC operation

21



torw

PARL



Experiments

Space for a fixed w = 16







Time to Determine Next Configuration





Capacity XC4085

forw≫

	XILINX 4085	
	80	
	RCAM	
	10	
	60 -	
	50	
	S	
	30	
	0 500 1000 1500 2000 2500 3000 3500 4000	
	number of associations	
PARI	· · · · · · · · · · · · · · · · · · ·	Experiments



Analysis : Resource Utilization

- clearly, CAM1/CAM2 are very wasteful of resources, severely limiting capacity
- RCAM lies in between CAM2 and QM-Tab but is much closer to CAM2
- ♀ QM-Tab clear winner in capacity







torw



Analysis : Structure

the real story behind time-to-reconfigure is the circuit's structure

forw

Conclusions

- CAM1/CAM2 simple structure with easily accessed (*s*, *t*) pairs (none or almost no software process needed)
 RCAM slightly more complicated structure but the reprogramming is not free and may require re-routing
 QM-Tab total loss of structure and we are unaware of
 - any incremental algorithms





Conclusion

forw

Conclusions

- ⇒ all implementations meet SEARCH cycle requirements
- CAM1/CAM2 and RCAM are of limited use due to their relatively small capacity
- QM-Tab delivers desired capacity but existing time-to-reconfigur algorithm
 - is costly
 - not intended to be incremental
- results suggest that an incremental algorithm similar to multibit QM-Tab is possible that approaches QM-Tab's capacity but with less reconfiguration cost





Thank You!

forw>

Conclusions

For more information, please visit the Parallel Architecture

Research Lab web page:

http://www.parl.clemson.edu/

or email me...

rsass@clemson.edu



List of Slides

Reconfigurable Mapping Functions for On- line Architectures1	Comparison of Techniques: Resource Utiliza- tion15
	Comparison of Techniques: Structure 16
Introduction2	Hardware Architecture17
Formally	Populto 19
Content Addressable Memory (CAM)4	
CAM and Arbitrary Mapping Function5	Results: Reconfiguration time graph for Q-M
Reconfigurable Computing6	
Online Architecture7	Summary of Results20
Objective	n vs w tradeoff on Xilinx 408521
Techniques: CAM9	VirtexII Family22
Techniques: Reconfigurable CAM11	Conclusion
Techniques: Q-M Multibit Tabulation Method 13	Conclusion (cont'd)24



Content-Addressable Memory (CAM)

torw

Conclusions

- \Rightarrow hardware device that
 - standard memory mode
 - \Box match mode
- \Leftrightarrow collections of small CAMs are used in
 - □ TLB (virtual-to-physical memory translations)
 - □ main memory hierarchies (caches)

