Introduction \gg Motivation

Simple Cost and Performance Model

Motivation

When designing things need to estimate cost and performance.

When running synthesis need to know if results are good or bad.

Introduction > Simple Models' Goals

Simple Models' Goals

Choose between design alternatives.

Plan A is better than Plan B based on the simple model.

Characterize a particular design approach.

Based on the simple model the cost of a module of size n is $\propto n^2 \log n$.

The simple models will be used throughout the semester.

Simple Model Non-Goals

The simple model ...

... is not suitable for approximating post-synthesis cost and performance.

Introduction ≫ Practice Problems

Practice Problems

Problems based on the material in these slides.

2019 Homework 3. (Analysis of a shift/add module and a recursive multiply module.)

2016 Final Exam Problem 2b and Problem 4 (greedy and fcfs fit).

2017 Final Exam Problem 3. (Two variations on a module.)

The Simple Cost Model

Simple Model Base Costs

2-input AND gate: 1 u_c. (One unit of cost.)

2-input OR gate: $1 u_c$.

NOT gate: 0 u_c. (Zero cost.)

Model Definition \gg Simple Cost Model \gg Derived Costs


Simple Model Derived Costs—Basic Gates

Based on equivalent circuit using gates above.

Cost of *n*-input OR gate: (n-1) u_c.

Cost of *n*-input AND gate: (n-1) u_c.

Cost of a 2-input XOR gate: $3 u_c$.



Model Definition \gg Simple Cost Model \gg Derived Costs


Simple Model Derived Costs—Flip Flops


Cost of an edge-triggered flip-flop is $7 u_c$.

Cost of an edge-triggered enable flip-flop is $10 \, u_c$.

Cost of a w-bit edge-triggered register is $7w \, \mathrm{u_c}$.

Cost of a w-bit edge-triggered register with enable is $10w u_c$.






Model Definition \gg Simple Cost Model \gg Cost Examples


Examples

A 2-input AND gate: cost is $1 u_c$.

A 10-input OR gate: cost is $9\,u_c$.

A 1-input OR gate: cost is $0 u_c$. Yes, it's free!





: cost is $3 + 3 + 1 = 7 u_c$.

The Simple Performance Model

The Simple Performance Model Base Delays

```
2-input AND gate: 1 u_t (One time unit.)
2-input OR gate: 1 u_t.
```

NOT gate: $0 u_t$.

The Simple Performance Model Derived Delays

Based on equivalent circuit using gates above.

Delay of a 2-input XOR gate: 2 u_t.

Delay of *n*-input OR gate: $\lceil \lg n \rceil u_t$.

Delay of *n*-input AND gate: $\lceil \lg n \rceil$ u_t.

Delay of an edge-triggered flip-flop is 6 u_t.


Delay and Critical Path

Delay and Critical Path

Delay Measurement

Delay is measured between two points or sets of points,...
... which will be called the *launch point* and *capture point*.

Where those two points are depends on the context ...
... for example, for an AND gate the launch point is at the inputs and the capture point is at the outputs.



Delay and Critical Path

Definitions

Launch Point:

The starting point defined for measuring delay. For a combinational logic module, the launch points are **often the module inputs**. For sequential logic (covered later) the launch points include **all register outputs**.

Capture Point:


The end point when measuring delay. For a combinational logic module, the launch points are **often the module outputs**. For sequential logic (covered later) the capture points include **all register inputs**.

Arrival Time of a Point:


The delay of the longest path from a launch point to the point.

Critical Path:

A path starting from a launch point, ending at a capture point, and having the longest delay (perhaps tied with others).



Multiplexors



Cost, $3 u_c$. Delay, $2 u_t$.

A 2-input, w-bit mux:

This is equivalent to w copies of the mux above.

Cost, $3w u_c$. **Delay,** $2 u_t$.

Multiplexors \gg n-Input, w-Bit Tree Mux An n-input, w-bit mux, tree implementation:

Constructed from 2-input multiplexors.

Illustration is for n = 8.

The path from the selected input ...

... is through $\lceil \lg n \rceil$ 2-input muxen ...

... through 3 for illustrated size, n = 8.

The number of muxen connected to select bit i...

... is $n/2^{i+1}$ for $0 \ge i < \lceil \lg n \rceil$...

... for illustrated size 2 muxen connect to bit 1.


Cost Computation

Total number of 2-input muxen ...

 $\dots \sum_{i=0}^{\lg n-1} n/2^{i+1} = n-1 \dots$

... for illustrated mux, 7 2-input muxen.

Total cost: 3w(n-1). Total Delay: $2\lceil \lg n \rceil$.



Equality Comparison

Equality Comparison (a == b)

Output is 1 iff w-bit inputs are equal.

Assume w is a power of 2.

Cost Computation

XOR Gates: 3w.

Reduction tree of AND gates: $\sum_{i=1}^{\lg w} w/2^i = w - 1.$


Total Cost: $4w - 1 \approx 4w$.

Delay Computation

XOR Gates: 2.

Reduction Tree: $\lg w$.

Total Delay: $2 + \lg w \approx \lg w$.



Binary Full Adder Constructions

Binary Full Adder Constructions

Prerequisite

If necessary, review material on binary half and full adders and ripple adders.

For example, Brown and Vranesic 3rd Edition Section 3.2.

You should either remember the circuits for BFAs and BHAs . . .

... or be able to effortlessly derive them using a truth table.

Binary Full Adder Constructions

Material in this Section

Binary Full Adder (BFA)

Ripple Adder

Magnitude (Greater Than, Less Than, etc.)


Cascaded Ripple Units

Binary Full Adder Implementation

Fast BFA

Cost Computation

Two XOR, 3 AND: $2 \times 3 + 3 = 9 u_c$



Fast BFA

Delay: Any input to any output.

See Path I and...

... purple labels in diagram.


Delay: 4 u_t

Delay: ci to co.

This delay is useful when a and b arrive earlier than ci.


See Path II and green labels in diagram.

Delay: 2 u_t



Binary Full Adder Constructions ≫ Ripple Adder

w-Bit Ripple Adder




Cost Computation: Cost of w BFAs: 9w u_c

Delay Computation

See critical path (in red) in diagram.

Delay: $2(w+1) \approx 2w$.

w-Bit Ripple Subtractor



Cost and delay are slightly less due to constant carry in.

Binary Full Adder Constructions \gg Integer Magnitude Comparison

Integer Magnitude Comparison

For comparisons like a < b.

Implementation:


Compute a - b and check whether result negative.


If carry out of MSB is 0 then a - b < 0 and so a < b is true.

Omit sum hardware in BFA, and replace remaining XOR with an OR.

See the illustration on the next page.

Integer Magnitude Comparison Construction





Binary Full Adder Constructions » Integer Magnitude Comparison » Cost and Delay of Integer Magnitude Comparison

Cost and Delay of Integer Magnitude Comparison

Cost Computation

Each modified BFA now costs $4 u_c$.

Total cost: $4w u_c$

Delay Computation

Delay is 3 for first bit, 2 for remaining bits.

Total delay: $[2w + 1] u_t \approx 2w u_t$.

Binary Full Adder Constructions \gg Cascaded Ripple Units

Cascaded Ripple Units

For computations using ripple units...

... such as a + b + e, and (a + b) < e, etc.

Cost Computation

Cost is sum of costs of each ripple unit.

For example, a+b+c is two ripple adders, cost is $18w \, \mathrm{u_c} \, \dots$

... (a + b) < e is a ripple adder plus a magnitude comparison: $[9w + 4w] u_c = 13w u_c$.

Binary Full Adder Constructions \gg Cascaded Ripple Units

Delay Computation:

Consider (a+b)+e.

Naïve analysis: wait for a + b to finish, then start +e.

But, LSB of a + b available after only $4 u_t \dots$

... bit i is available after (4+2i) u_t ...

... so the +e computation can start after $4 u_t$.

Delay for two ripple units is $[4 + 2(w + 1)] u_t$.

Delay for bit i at output of n ripple units is $[4(n-1) + 2(i+2)] u_t$.

Delay for n ripple units is $[4(n-1) + 2(w+1)] u_t$.

Cost and Performance with Constant Inputs

Cost and Performance with Constant Inputs

Constant Inputs

Input values which never change.

Cost and delay are radically different when an input never changes.

In Verilog, this might be an elaboration-time constant ...

... or other expressions that never change.

Multiplexor Constant-Input Optimizations


Sample Mux Optimizations

Costs:

From top to bottom: $1 u_c$, $1 u_c$, $0 u_c$.

Delays:

From top to bottom: $1 u_t$, $1 u_t$, $0 u_t$.



Comparison Unit Constant-Input Optimization

Consider a == b where ...
... a is an input ...
... and b is a constant, 8b'1011001.

Cost for w-bit comparison to constant: $[w-1]u_c$.

Delay for w-bit comparison to constant: $\lceil \lg w \rceil u_t$.

