Introduction  $\gg$  Motivating Example

## Verilog Scheduling and Event Queue

## Consider

always\_ff @( posedge clk ) c = reset ? 0 : c + 1; always\_ff @( posedge clk ) over\_th = c + 1'd1 > threshold;

Is over\_th computed using the new or old c?

(Answer: either one, and so code is unreliable.)

Introduction  $\gg$  Terminology

# Terminology

### Process

Nothing like an operating system process.

Something that can change the value of variables or wires.

Examples of processes:

Code in **initial** and always blocks.

Continuous assignment statements.

A primitive (such as an and gate).

#### Introduction $\gg$ Terminology

#### Event:

Sort of a to-do item for simulator. May include running a bit of Verilog code or updating an object's value.

#### Event Queue:

Sort of a to-do list for simulator. It is divided into time slots and time slot regions.

#### Time Slot:

A section of the event queue in which all events have the same time stamp.

#### Time Slot Region:

A subdivision of a time slot. There are many of these. Important ones: active, inactive, NBA.

#### Scheduling:

Determining when an event should execute. The when consists of a time slot and a time slot region.

#### Update Events:

The changing of an object's value. Will cause \*sensitive\* objects to be scheduled.

## Time Slot Regions

## Rationale:

"Do it now!" is too vague. Need to prioritize.

SystemVerilog divides a time slot into 17 regions.


# Some Regions


### Active Region:

Events that the simulator is currently working on. Only the current time slot has this region.


### Inactive Region:

Contains normally scheduled events. Current and future time slots have this region.






## Event Queue Example



## Event Queue Example



10-12: Since all regions in time slot 0 are empty, move to next time slot, t = 1.



Example Showing Active and Inactive Regions  $\gg$  NBA and Postponed Regions

# Some More Regions

NBA Region: Update events from non-blocking assignments.

Postponed Region: Events scheduled using **\$watch** system task. Event Scheduling  $\gg$  Event Types

# Event Types

#### Evaluation Event

Indicates that a piece of code is to be executed or resumed. Sometimes just referred to as events, or resume events.

All events from the previous event queue example were evaluation events.

#### Update Event

Indicates that the value of an object is to be changed.

Update events are created by executing non-blocking assignments.

Event Scheduling  $\gg$  Event Scheduling

# Event Scheduling

Event Scheduling: The placing of an event in the event queue.

Types of Scheduling

Initially Scheduled Events Events scheduled when simulation starts, such as for initial blocks.

Time-Delay Scheduled Events Events scheduled when execution reaches a time delay.

Sensitivity-List Scheduled Events Events scheduled when certain object values change.

Non-Blocking Assignment (NBA) Scheduled Update Events Update events scheduled when a non-blocking assignment is reached. Event Scheduling  $\gg$  Types of Scheduling and Related Events  $\gg$  Time-Delay Scheduled

# Event Scheduling

### Time-Delay Scheduled

When a delay control, *e.g.* **#12**, is encountered... ... schedule (put) a *resume* event in inactive region ... ... of future (*t*+delay) time step.

Time-Delay Scheduled Example:

```
b++;
// Label L1
#4; // Schedule resume event for L2 at time t+4.
// Label L2;
a = b;
```

Event Scheduling  $\gg$  Types of Scheduling and Related Events  $\gg$  Sensitivity List Scheduled

### Sensitivity List Scheduled

When an object in a sensitivity list changes ....

... schedule a resume or check-and-resume event for code associated with sensitivity list ...

... in the inactive region of current time step.

Explicit Event Examples:

#### Live-In of always\_comb or always @\*:

always\_comb x = a + b; // Put an execute event in sensitivity list of a and b.

always\_comb begin // Put an execute event in sensitivity list of .. y = d + e; // d, e, and f, BUT NOT y. (y is not live in). z = y + f; end

Continuous assignment:

assign x = a + b; // Put an execute event in sensitivity list of a and b.

Event Scheduling  $\gg$  Types of Scheduling and Related Events  $\gg$  Sensitivity List Scheduled

Primitive ports:

```
and myAndGate(x,e,f); // Put an execute event in sensitivity list of e and f.
```

Event Scheduling  $\gg$  Types of Scheduling and Related Events  $\gg$  Permanently Schedule

## NBA Scheduled Update Events

When a non-blocking assignment is executed ....

- ... the value of the right-hand-side is computed ...
- ... and an update event is scheduled in the NBA region of the current time step ....
- ... when the update event executes the left-hand-side variable is updated with the value.

#### always\_comb begin

```
y <= a + b; // Schedule an update-y event in NBA region, keep executing.
e = y + g; // Uses old y.
end
```

#### Permanently Scheduled

When a **\$watch(OBJ)** system task is executed ...

- $\ldots$  a watch event is scheduled in the postponed region of every time step  $\ldots$
- $\ldots$  when the watch event executes the value of **OBJ** is printed on the console.

Examples  $\gg$  Example 1  $\gg$  Verilog Code

#### Example: Non-blocking assignments

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
    input uwire [n-1:0] b, c, j, f, input uwire clk );
  logic [n-1:0] z;
  always_ff @( posedge clk ) begin // Label: alf
    a <= b + c;
    z = a + j;
    g = z;
  end
  always_comb // Label: alc
    e = a * f;</pre>
```

```
endmodule
```

Examples  $\gg$  Example 1  $\gg$  Example's Sensitivity Lists and Update Events

### Example's Sensitivity Lists and Update Events

Sensitivity List For Example Code

clk: Due to O(posedge clk). If  $0 \rightarrow 1$  schedule alf.

a: Due to always\_comb. Any change, schedule alc.

f: Due to always\_comb. Any change, schedule alc.

Update Events For Example Code

```
Execution of a \leq a + c \dots
```

... will result in scheduling an update event (for **a**).

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
    input uwire [n-1:0] b, c, j, f, input uwire clk );
  logic [n-1:0] z;
  always_ff @( posedge clk ) begin // Label: alf
    a <= b + c;
    z = a + j;
    g = z;
  end
  always_comb // Label: alc
    e = a * f;
endmodule</pre>
```

enumouut

# Conditions and External Events

Example Problem Assumptions:

Queue is initially empty at t = 10.

At t = 10 j changes.

At t = 12 clk changes from 0 to 1.

At t = 14 f changes.

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
    input uwire [n-1:0] b, c, j, f, input uwire clk );
  logic [n-1:0] z;
  always_ff @( posedge clk ) begin // Label: alf
    a <= b + c;
    z = a + j;
    g = z;
  end
  always_comb // Label: alc
    e = a * f;
endmodule</pre>
```

### Event Queue Changes

Step 1: Queue is empty.

Step 2: At t = 10 j changes.

Step 3: No change, because j is not in a sensitivity list.

Step 1	2	Step 3
t = 10	$\rightarrow$	t = 10
Active		Active
Inactive		Inactive
NBA		NBA

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
    input uwire [n-1:0] b, c, j, f, input uwire clk );
  logic [n-1:0] z;
  always_ff @( posedge clk ) begin // Label: alf
    a <= b + c;
    z = a + j;
    g = z;
  end
    always_comb // Label: alc
    e = a * f;
endmodule</pre>
```

### Event Queue Changes

Step 5: At t = 12 clk changes from 0 to 1 ... ... scheduling alf in inactive region in Step 6.

Step 7: Since active region empty ... ... inactive copied to active.

Step 8: alf starts execution.

Step 4

t = 12

Active

Inactive

NBA

5

Step 10: Execution of a<=a+b ...

Step 6

Active

Inactive

NBA

 $\rightarrow$  t = 12

alf

... results in scheduling Upd-a in NBA region.

17

 $\rightarrow$ 

Step 8

Active

Inactive

NBA

t = 12

alf

9

 $\rightarrow$ 

Step 10

Active

Inactive


NBA

Upd-a

t = 12

alf

| 11



### Event Queue Changes

Step 11: alf finishes leaving active region empty.

Step 13: Next non-empty region, NBA, copied to active region.

Step 14-16: Upd-a causes alc to be scheduled.

Step 17-20: alc moved to active region, runs, finishes.

17

 $\rightarrow$ 

Step 8

Active

Inactive

NBA

t = 12

alf

9

 $\rightarrow$ 

Step 10

Active

Inactive

NBA

Upd-a

t = 12

alf

| 11

Step 12

Active

Inactive

NBA

Upd-a

 $\rightarrow$  t = 12

```
module misc #( int n = 8 )
       ( output logic [n-1:0] a, g, e,
         input uwire [n-1:0] b, c, j, f,
                                                input uwire clk );
       logic [n-1:0] z;
       always_ff @( posedge clk ) begin // Label: alf
           a \le b + c;
           z = a + j;
           g = z;
       end
       always_comb
                                             // Label: alc
           e = a * f;
    endmodule
13
    Step 14 | 15
                Step 16
                        | 17
                             Step 18 |
                                     19
                                          Step 20
                         \rightarrow t = 12
            \rightarrow
\rightarrow
                t = 12
   t = 12
                                        t = 12
    Active
                Active
                             Active
                                         Active
                            alc
                Inactive
                                         Inactive
   Upd-a
                                          NBA
                            Inactive
                alc
   Inactive
                 NBA
                              NBA
     NBA
```

Step 4

t = 12

Active

Inactive

NBA

5

Step 6

Active

Inactive

NBA

 $\rightarrow$  t = 12

alf

### Event Queue Changes

Step 22: f changes, scheduling alc.

Step 23-26: alc moved to active region, executes finishes.

Step 27: If nothing else happens simulation ends.

Step 21	22	Step 23	24	Step 25	26	Step 27
t = 14	$\rightarrow$	t = 14	$\rightarrow$	t = 14	$\rightarrow$	t = 14
Active		Active		Active		Active
Inactive		Inactive		alc		Inactive
NBA		alc		Inactive		NBA
		NBA		NBA		

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
    input uwire [n-1:0] b, c, j, f, input uwire clk );
  logic [n-1:0] z;
  always_ff @( posedge clk ) begin // Label: alf
    a <= b + c;
    z = a + j;
    g = z;
  end
  always_comb // Label: alc
    e = a * f;</pre>
```

endmodule

Example: Non-Blocking Assignments 2

Consider the code to the right.

<pre>module eq;</pre>	
logic [7:0] a, b, c, d, x, y	;
logic [7:0] x1, x2, y1, y2,	<mark>z2;</mark>
<pre>always_comb begin //     x1 = a + b;     y1 = 2 * b; end</pre>	C1
assign x2 = 100 + a + b; //	C2
assign $y^2 = 4 * b;$ //	
assign $z^2 = y^2 + 1;$ //	
initial begin	
//	C5a
a = 0;	
b = 10;	
#2;	
//	C5b
a = 1;	
b <= 11;	
#2;	
//	C5c
a = 2;	
b = 12;	
end	
endmodule	

								mo	dule <b>eq</b> ;	
Step 1	Step 2	Step 3	Step 4	Step 5	Step 6	Step 7	Step 8	Step 9	logic [7:0] a, b, c, d, 3	c, y;
t = 0	t = 0	t = 0	t = 0	t = 0	t = 0	t = 0	t = 0	t = 2	logic [7:0] x1, x2, y1, y	<sup>7</sup> 2, z2;
Active C5a	Active	$\begin{array}{ c c }\hline Active \\ \hline C1 \end{array}$	Active C2	Active C3	Active	$\begin{array}{c} Active \\ \mathbf{C4}^{\nearrow} \end{array}$	Active	Active C5b	always_comb begin x1 = a + b;	// C1
Inactive	Inactive C1	C2 C3	C3 Inactive	Inactive	Inactive C4	Inactive	Inactive	Inactive	y1 = 2 * b; end	
NBA	C2 C3	Inactive	NBA	NBA	NBA	NBA	NBA	NBA	assign $x^2 = 100 + a + b;$	
	NBA	NBA	t=2	$\frac{t=2}{\text{Inactive}}$	$\frac{t=2}{Inactive}$	t = 2 Inactive	t = 2 Inactive		assign $y2 = 4 * b;$ assign $z2 = y2 + 1;$	// C3 // C4
	$\begin{array}{c} t = 2\\ \hline Inactive \end{array}$	$\begin{array}{c} t = 2 \\ \hline Inactive \end{array}$	Inactive C5b	C5b	C5b	C5b	C5b		initial begin //	C5a
	C5b	C5b							a = 0; b = 10;	004
									#2; //	С5ъ
									a = 1; b <= 11; #2;	
									// a = 2;	C5c
									b = 12; end	
24			н	E 4755 Lecture Tra	nsparency Formatter	1 11·07 - 20 Octobe	r 2021 from Isli-even		dmodule	

Step 10	Step 11	Step 12	Step 13	Step 14	Step 15	Step 16	Step 17
t = 2	t = 2	t=2	t = 2	t = 2	t=2	t=2	t=2
Active	Active	Active	Active	Active	Active	Active	Active
	C1	C2		$b \leftarrow 11$		C1	C2
Inactive	C2	Inactive	Inactive	Inactive	Inactive	C2	C3
C1	Inactive				C1	C3	Inactive
C2		NBA	NBA	NBA	C2	Inactive	
NBA	NBA	$b \leftarrow 11$	$b \leftarrow 11$		C3		NBA
$b \leftarrow 11$	$b \leftarrow 11$	t = 4	t = 4	t = 4	NBA	NBA	
t = 4	t = 4	Inactive	Inactive	Inactive			t = 4
Inactive	Inactive	C5c	C5c	C5c	t = 4	t = 4	Inactive
C5c	C5c				Inactive	Inactive	C5c
					C5c	C5c	

```
module eq;
```

logic [7:0] a, b, c, d, x, y; logic [7:0] x1, x2, y1, y2, z2;

always_comb	begin	// C1
x1 = a +	b;	
y1 = 2 *	b;	
end		

assign x2 = 100 + a + b;	// C2
assign $y^2 = 4 * b;$	// C3
assign z2 = y2 + 1;	// C4

#### initial begin

11	C5a
a = 0;	
b = 10;	
#2;	
11	C5b
a = 1;	
b <= 11;	
#2;	
11	C5c
a = 2;	
b = 12;	
end	
endmodule	

Step 18	Step 19	Step 20	Step 21	Step 22
t=2	t=2	t=2	t=2	t = 4
Active	Active	Active	Active	$Active_{\varkappa}$
C3		C4		C5c
Inactive	Inactive	Inactive	Inactive	Inactive
	C4			
NBA	NBA	NBA	NBA	NBA
t = 4	t = 4	t = 4	t = 4	
Inactive	Inactive	Inactive	Inactive	
C5c	C5c	C5c	C5c	

module eq; logic [7:0] a, b, c, d, x, y; logic [7:0] x1, x2, y1, y2, z2; always\_comb begin // C1 x1 = a + b;y1 = 2 \* b;end assign  $x^2 = 100 + a + b$ ; // C2 assign y2 = 4 \* b; // C3 assign  $z^2 = y^2 + 1;$  // C4 initial begin 11 C5a a = 0;b = 10;#2; 11 C5b a = 1; b <= 11; #2; 11 C5c a = 2; b = 12;end endmodule

