Introduction ≫ Motivating Example

# Verilog Scheduling and Event Queue

# Consider

```
always_ff @( posedge clk ) c = reset ? 0 : c + 1;
always_ff @( posedge clk ) over_th = c + 1'd1 > threshold;
```

Is over\_th computed using the new or old c?

(Answer: either one, and so code is unreliable.)

#### Introduction $\gg$ Terminology

# Terminology

#### Event:

Sort of a to-do item for simulator. May include running a bit of Verilog code or updating an object's value.

## Event Queue:

Sort of a to-do list for simulator. It is divided into time slots and time slot regions.

#### Time Slot:

A section of the event queue in which all events have the same time stamp.

## Time Slot Region:

A subdivision of a time slot. There are many of these. Important ones: active, inactive, NBA.

### Scheduling:

Determining when an event should execute. The when consists of a time slot and a time slot region.

#### Update Events:

The changing of an object's value. Will cause \*sensitive\* objects to be scheduled.

## Time Slot Regions

#### Rationale:

"Do it now!" is too vague. Need to prioritize.

SystemVerilog divides a time slot into 17 regions.


## Some Regions


#### Active Region:

Events that the simulator is currently working on. Only the current time slot has this region.


## Inactive Region:

Contains normally scheduled events. Current and future time slots have this region.






## Event Queue Example



- 1: Verilog puts all **initial** blocks in t = 0's inactive region.
- 2: Active region is empty, and so inactive copied to active.
- 3: Event i-a.0 executes and schedules event c for t=0 ...
- ... and **i-a.1** for t = 3.
- 4: Event i-a.0 removed from active region (it is now not scheduled anywhere).

```
initial begin
   // i-a.0
   a = 1;
   #3;
   // i-a.1
   a = 2;
end
initial begin
   // i-b.0
   b = 10;
   #1;
   // i-b.1
   b = a;
end
assign c = a + b; // c
```

## Event Queue Example



5,6: Event i-b.0 executes and schedules i-b.1 for t = 1.

7,8: Since active region is empty, inactive region is bulk-copied to active region.

9: Event c executes.

10-12: Since all regions in time slot 0 are empty, move to next time slot, t=1.

```
initial begin
   // i-a.0
   a = 1;
   #3;
   // i-a.1
   a = 2;
end
initial begin
   // i-b.0
   b = 10;
   #1;
   // i-b.1
   b = a;
end
assign c = a + b; // c
```

Example Showing Active and Inactive Regions  $\gg$  NBA and Postponed Regions

# Some More Regions

## NBA Region:

Update events from non-blocking assignments.

# Postponed Region:

Events scheduled using \$watch system task.

Event Scheduling  $\gg$  Event Types

# Event Types

#### Evaluation Event

Indicates that a piece of code is to be executed or resumed.

Sometimes just referred to as events, or resume events.

All events from the previous event queue example were evaluation events.

## Update Event

Indicates that the value of an object is to be changed.

Update events are created by executing non-blocking assignments.

Event Scheduling >> Event Scheduling

# Event Scheduling

## Event Scheduling:

The placing of an event in the event queue.

## Types of Scheduling

Initially Scheduled Events

Events scheduled when simulation starts, such as for initial blocks.

Time-Delay Scheduled Events

Events scheduled when execution reaches a time delay.

Sensitivity-List Scheduled Events

Events scheduled when certain object values change.

Non-Blocking Assignment (NBA) Scheduled Update Events

Update events scheduled when a non-blocking assignment is reached.

# Event Scheduling

## Time-Delay Scheduled

```
When a delay control, e.g. #12, is encountered... ... schedule (put) a resume event in inactive region ... ... of future (t+delay) time step.
```

## Time-Delay Scheduled Example:

### Sensitivity List Scheduled

```
When an object in a sensitivity list changes ...
... schedule a resume or check-and-resume event for code associated with sensitivity list ...
... in the inactive region of current time step.
```

#### Explicit Event Examples:

Live-In of always\_comb or always @\*:

Continuous assignment:

```
assign x = a + b; // Put an execute event in sensitivity list of a and b.
```

Event Scheduling  $\gg$  Types of Scheduling and Related Events  $\gg$  Sensitivity List Scheduled

# Primitive ports:

and myAndGate(x,e,f); // Put an execute event in sensitivity list of e and f.

## NBA Scheduled Update Events

```
When a non-blocking assignment is executed ...
... the value of the right-hand-side is computed ...
... and an update event is scheduled in the NBA region of the current time step ...
... when the update event executes the left-hand-side variable is updated with the value.
always_comb begin
    y <= a + b; // Schedule an update-y event in NBA region, keep executing.
    e = y + g; // Uses old y.
end</pre>
```

## Permanently Scheduled

```
When a $watch(OBJ) system task is executed ...
... a watch event is scheduled in the postponed region of every time step ...
... when the watch event executes the value of OBJ is printed on the console.
```

## Example: Non-blocking assignments

Show the state of the event queue for the module below ... starting at t=10 and given the external events described below.

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
        input uwire [n-1:0] b, c, j, f, input uwire clk );

logic [n-1:0] z;

always_ff @( posedge clk ) begin // Label: alf
        a <= b + c;
        z = a + j;
        g = z;
    end

always_comb // Label: alc
    e = a * f;
endmodule</pre>
```

## Example's Sensitivity Lists and Update Events

Sensitivity List For Example Code

clk: Due to @(posedge clk). If  $0 \to 1$  schedule alf.

a: Due to always\_comb. Any change, schedule alc.

f: Due to always\_comb. Any change, schedule alc.

Update Events For Example Code

```
Execution of a <= a + c ...
... will result in scheduling an update event (for a).
```

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
        input uwire [n-1:0] b, c, j, f, input uwire clk );
logic [n-1:0] z;

always_ff @( posedge clk ) begin // Label: alf
        a <= b + c;
        z = a + j;
        g = z;
end

always_comb // Label: alc
        e = a * f;
endmodule</pre>
```

#### Conditions and External Events

Example Problem Assumptions:

Queue is initially empty at t = 10.

At t = 10 j changes.

At t = 12 clk changes from 0 to 1.

At t = 14 f changes.

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
        input uwire [n-1:0] b, c, j, f, input uwire clk );
logic [n-1:0] z;

always_ff @( posedge clk ) begin // Label: alf
        a <= b + c;
        z = a + j;
        g = z;
    end

always_comb // Label: alc
    e = a * f;
endmodule</pre>
```

Step 1: Queue is empty.

Step 2: At t = 10 j changes.

Step 3: No change, because j is not in a sensitivity list.

Step 1	2	Step 3
t = 10	$\rightarrow$	t = 10
Active		Active
Inactive		Inactive
NBA		NBA

Step 5: At t = 12 clk changes from 0 to 1 ... ... scheduling alf in inactive region in Step 6.

Step 7: Since active region empty ...

... inactive copied to active.

Step 8: alf starts execution.

Step 10: Execution of a<=a+b ...


... results in scheduling Upd-a in NBA region.

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
      input uwire [n-1:0] b, c, j, f, input uwire clk );

logic [n-1:0] z;

always_ff @( posedge clk ) begin  // Label: alf
      a <= b + c;
      z = a + j;
      g = z;
    end

always_comb  // Label: alc
    e = a * f;
endmodule</pre>
```



Step 11: alf finishes leaving active region empty.

Step 13: Next non-empty region, NBA, copied to active region.


Step 14-16: Upd-a causes alc to be scheduled.

Step 17-20: alc moved to active region, runs, finishes.

```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
        input uwire [n-1:0] b, c, j, f, input uwire clk );
logic [n-1:0] z;

always_ff @( posedge clk ) begin // Label: alf
        a <= b + c;
        z = a + j;
        g = z;
    end


always_comb // Label: alc
    e = a * f;
endmodule</pre>
```



Step 22: f changes, scheduling alc.

Step 23-26: alc moved to active region, executes finishes.

Step 27: If nothing else happens simulation ends.



```
module misc #( int n = 8 )
  ( output logic [n-1:0] a, g, e,
        input uwire [n-1:0] b, c, j, f, input uwire clk );
logic [n-1:0] z;

always_ff @( posedge clk ) begin // Label: alf
        a <= b + c;
        z = a + j;
        g = z;
end

always_comb // Label: alc
        e = a * f;
endmodule</pre>
```

Example: Non-Blocking Assignments 2

Consider the code to the right.

```
module eq;
  logic [7:0] a, b, c, d, x, y;
  logic [7:0] x1, x2, y1, y2, z2;
  always_comb begin // C1
     x1 = a + b;
     y1 = 2 * b;
  end
  assign x2 = 100 + a + b; // C2
  assign y2 = 4 * b; // C3
  assign z2 = y2 + 1; // C4
  initial begin
     //
                              C5a
     a = 0;
     b = 10;
     #2;
     //
                              C5b
     a = 1;
     b <= 11;
     #2;
     //
                              C5c
     a = 2;
     b = 12;
   end
endmodule
```


						<pre>module eq;</pre>				
Step 1	Step 2	Step 3	Step 4	Step 5	Step 6	Step 7	Step 8	Step 9	logic [7:0] a, b, c, d,	c, y;
t = 0	t = 0	t = 0	t = 0	t = 0	t = 0	t = 0	t = 0	t=2	logic [7:0] $x1$ , $x2$ , $y1$ , $y$	72, z2;
Active	Active	Active	Active	Active	Active	Active	Active	Active	]	// ~/
C5a		C1	$\mathbf{C2}^{\nearrow}$	C3		$C4^{\nearrow}$		C5b	always_comb begin	// C1
Inactive	Inactive	$ _{\mathrm{C2}}$	C3	Inactive	Inactive	Inactive	Inactive	Inactive	x1 = a + b; y1 = 2 * b;	
	C1	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	Inactive		C4				end yı - z + b,	
NBA	C2	Inactive		NBA	NBA	NBA	NBA	NBA		
	C3		NBA						assign x2 = 100 + a + b;	// C2
	NBA	NBA		t=2	t=2	t=2	t=2		assign $y2 = 4 * b$ ;	// C3
			t=2	Inactive	Inactive	Inactive	Inactive		assign $z2 = y2 + 1$ ;	// C4
	t=2	t=2	Inactive	C5b	$ _{\text{C5b}}$	$\mid_{\mathrm{C5b}}\mid$	C5b			
	Inactive	Inactive	$ _{\mathrm{C5b}}$						initial begin	a.e.
	$\left  \begin{array}{c} \text{C5b} \end{array} \right $	$\left  \begin{array}{c} \text{C5b} \end{array} \right $							//	C5a
		1000 1							a = 0; b = 10;	
									b = 10; #2;	
									//	C5b
									a = 1;	000
									b <= 11;	
									#2;	
									//	C5c
									a = 2;	
									b = 12;	
									end	
								en	dmodule	


Step 10	Step 11	Step 12	Step 13	Step 14	Step 15	Step 16	Step 17
t=2	t=2	t=2	t=2	t=2	t=2	t=2	t=2
Active	Active	Active	Active	Active	Active	Active	Active
	C1	$\mathbf{C2}^{\checkmark}$		b← 11		C1	$\mathbf{C2}^{^{\prime}}$
Inactive	C2	Inactive	Inactive	Inactive	Inactive	C2	C3
C1	Inactive				C1	C3	Inactive
C2		NBA	NBA	NBA	C2	Inactive	
NBA	NBA	b← 11	b← 11		C3		NBA
b← 11	b← 11	t=4	t=4	t=4	NBA	NBA	
t=4	t=4	Inactive	Inactive	Inactive			t=4
Inactive	Inactive	C5c	C5c	C5c	t=4	t=4	Inactive
C5c	C5c				Inactive	Inactive	C5c
					C5c	$ _{\mathrm{C5c}}$	

```
module eq;
  logic [7:0] a, b, c, d, x, y;
  logic [7:0] x1, x2, y1, y2, z2;
                           // C1
  always_comb begin
     x1 = a + b;
     y1 = 2 * b;
  end
  assign x2 = 100 + a + b; // C2
  assign y2 = 4 * b; // C3
  assign z2 = y2 + 1; // C4
  initial begin
     //
                              C5a
     a = 0;
     b = 10;
     #2;
     //
                              C5b
     a = 1;
     b <= 11;
     #2;
                              C5c
     a = 2;
     b = 12;
   end
endmodule
```

Step 18	Step 19	Step 20	Step 21	Step 22
t=2	t=2	t=2	t=2	t=4
Active	Active	Active	Active	Active
$\mathbf{C3}^{\prime}$		C4		$\mathbf{C5c}^{'}$
Inactive	Inactive	Inactive	Inactive	Inactive
	C4			
NBA	NBA	NBA	NBA	NBA
t=4	t=4	t=4	t=4	
Inactive	Inactive	Inactive	Inactive	
C5c	C5c	- C5c $-$	C5c	

```
module eq;
  logic [7:0] a, b, c, d, x, y;
  logic [7:0] x1, x2, y1, y2, z2;
  always_comb begin // C1
     x1 = a + b;
     y1 = 2 * b;
  end
  assign x2 = 100 + a + b; // C2
  assign y2 = 4 * b; // C3
  assign z2 = y2 + 1; // C4
  initial begin
     //
                              C5a
     a = 0;
     b = 10;
     #2;
     //
                              C5b
     a = 1;
     b <= 11;
     #2;
     //
                              C5c
     a = 2;
     b = 12;
   end
endmodule
```





#### Event Queue Diagrams

