## **LSU EE 4755**

**Problem 0:** Follow the instructions for account setup and homework workflow on the course procedures page, http://www.ece.lsu.edu/koppel/v/proc.html. Run the testbench on the unmodified file. There should be errors on the shift\_lt\_seq\_d\_sol module, but the others should run correctly. Run the Note: There are no points for this problem.

**Problem 1:** The homework Verilog file, hw04.v, contains a module shift\_lt\_seq\_d\_sol which is based on shift\_lt\_seq\_d. It contains an always\_ff block that assigns the same variables that are assigned in shift\_lt\_seq\_d, however it assigns them from variables of the same name with next\_ prefixed:

```
always_ff @( posedge clk ) begin
  ready = next_ready;
  shifted = next_shifted;
  shift = next_shift;
  cnt = next_cnt;
end
```

Add code so that these next\_ objects will be assigned values from combinational logic, and so that the resulting module describes the same hardware as shift\_lt\_seq\_d. A hand-drawn diagram of synthesized hardware should be identical, though it's possible that there will be small differences in the actual output of a synthesis program.

The added code can be implicit structural or behavioral, but it must synthesize to combinational logic.

The simplest approach is to start with the always\_ff block from module shift\_lt\_seq\_d. Change the always type to always\_comb and rename some of the objects that are to synthesize to registers, namely ready, shifted, shift, and cnt.

If an assignment is made to any of these in the always\_comb block, the assignment must be changed to write the next\_version. For example change cnt=amt; to next\_cnt=amt;. The right-hand side of an assignment should only use the next\_version of a variable if it was assigned earlier in the block. For example, next\_shift in the excerpt from the solution below:

```
next_shift[i] = cnt[i] > 0;
next_cnt[i] = next_shift[i] ? cnt[i] - 1 : cnt[i];
```

The code also has to be modified so that each of the next\_ variables is assigned at least once no matter what path is taken through the always\_comb block. That is, they must be assigned for every possible outcome of the if statements. That's why there is no if statement in the assignment to next\_cnt above. (That is, the following would be wrong: if(next\_shift[i])next\_cnt[i]=cnt[i]-1). (If a variable is not always assigned then its value will come from the output of a latch, rather than from combinational logic.)

The solution uses both continuous assign statements and an **always\_comb** block. The complete solution appears below:

```
module shift_lt_seq_d_sol
```

<pre>#( int wid_lg = 4, int num_shifters = 2,</pre>	<pre>int wid = 1 &lt;&lt; wid_lg )</pre>
( output logic [wid-1:0] shifted,	output logic ready,
<pre>input [wid-1:0] unshifted,</pre>	<pre>input [wid_lg-1:0] amt,</pre>
input start,	<pre>input clk );</pre>

```
logic [num_shifters-1:0] shift;
```

```
wire [wid-1:0]
                         shin[num_shifters-1:-1];
localparam int bits_per_seg = wid_lg / num_shifters;
for ( genvar i=0; i<num_shifters; i++ ) begin</pre>
   localparam int fs_amt = 2 ** ( i * bits_per_seg );
   shift_fixed #( wid_lg, fs_amt ) sf( shin[i], shin[i-1], shift[i] );
end
assign shin[-1] = shifted;
logic [num_shifters-1:0][bits_per_seg-1:0] cnt;
logic [wid-1:0] next_shifted;
logic next_ready;
logic [num_shifters-1:0] next_shift;
logic [num_shifters-1:0][bits_per_seg-1:0] next_cnt;
always_comb begin
   if ( start == 1 ) begin
      next_cnt = amt;
      next_shift = 0;
   end else begin
      for ( int i=0; i<num_shifters; i++ ) begin</pre>
         next_shift[i] = cnt[i] > 0;
         // Note that next_cnt is always assigned, this avoids latches.
         next_cnt[i] = next_shift[i] ? cnt[i] - 1 : cnt[i];
      end
   end
end
// Use a continuous assignment for next_ready and next_shifted.
assign next_ready = start ? 0 : cnt == 0 ? 1 : ready;
assign next_shifted = start ? unshifted : shin[num_shifters-1];
always_ff @( posedge clk ) begin
   shifted = next_shifted;
   ready = next_ready;
   shift = next_shift;
   cnt = next_cnt;
end
```

```
endmodule
```

Either method is fine.

Problem 2: Module shift\_lt\_seq\_d\_live takes one more cycle to produce a result than module shift\_lt\_seq\_d. Module shift\_lt\_seq\_d\_p2 initially is identical to shift\_lt\_seq\_d\_live.
(a) Modify shift\_lt\_seq\_d\_p2 so that it uses one less cycle to produce a result without changing the number of shifters per stage. There are two possible ways of doing this, performing some work in the same cycle that the start signal arrives, or doing work in the cycle when ready is set to 1. The original module, shift\_lt\_seq\_d\_live, does not start to shift until the cycle after start is set to 1. In the solution the logic generating the shift signal is moved so that it operates at every cycle. That was done by moving the i loop out of the if/else block, the logic generating the ready signal was also moved.

By doing this we are requiring **start** and **amt** to arrive early in the cycle. Before the change they could arrive late in the cycle.

```
module shift_lt_seq_d_p2
  #( int wid_lg = 6, int num_shifters = 1, int wid = 1 << wid_lg )</pre>
   ( output logic [wid-1:0] shifted,
                                         output logic ready,
     input [wid-1:0] unshifted,
                                            input [wid_lg-1:0] amt,
     input start,
                                            input clk );
   localparam int bits_per_seg = wid_lg / num_shifters;
   logic [num_shifters-1:0] shift;
   wire [wid-1:0] shin[num_shifters-1:-1];
   assign shin[-1] = shifted;
   for ( genvar i=0; i<num_shifters; i++ ) begin</pre>
      localparam int fs_amt = 2 ** ( i * bits_per_seg );
      shift_fixed #( wid_lg, fs_amt ) sf( shin[i], shin[i-1], shift[i] );
   end
   logic [num_shifters-1:0][bits_per_seg-1:0] cnt;
   always_ff @( posedge clk ) begin
      if ( start == 1 ) begin
         ready = 0;
         cnt = amt;
         shifted = unshifted;
      end else begin
         shifted = shin[num_shifters-1];
      end
      if ( cnt == 0 ) ready = 1;
      for ( int i=0; i<num_shifters; i++ ) begin</pre>
         shift[i] = cnt[i] > 0;
         if ( cnt[i] != 0 ) cnt[i]--;
      end
```

end

## endmodule

(b) Run syn.tcl and compare the cost and performance of your design and shift\_lt\_seq\_d\_live. Comment on the differences. An answer might start *"The cost was about the same because the same hardware was used..."*.

A table showing area (cost) and timing as reported by the synthesis program appears below. That's followed by a sketch of our guess of the synthesized hardware for each module, along with a timing analysis. These expectations are compared with the output of the synthesis program.

Module Name

shift\_lt\_seq\_d\_live\_wid\_lg6\_num\_shifters1 shift\_lt\_seq\_d\_p2\_wid\_lg6\_num\_shifters1 shift\_lt\_seq\_d\_live\_wid\_lg6\_num\_shifters2 shift\_lt\_seq\_d\_p2\_wid\_lg6\_num\_shifters3 shift\_lt\_seq\_d\_p2\_wid\_lg6\_num\_shifters3 shift\_lt\_seq\_d\_live\_wid\_lg6\_num\_shifters6 shift\_lt\_seq\_d\_p2\_wid\_lg6\_num\_shifters6

Area	Delay	Delay
	Actual	Target
68368	1253	100
68428	1229	100
77528	1355	100
78700	1348	100
96648	1527	100
95820	1539	100
143412	2002	100
142380	2007	100



To determine the expected area and timing differences between the two modules examine the sketches of the expected synthesized hardware for the two modules, which appears above. The change that enables us to save a cycle is moving the mux that selects a new value of **amt** from the input of **cnt** to the input of the decrement unit. That lets the shifter get started one cycle earlier.

Notice that by moving the hardware to compute cnt and shift out of the loop we are simplifying the logic at the input to those registers because they no longer have to check start. For this reason we would expect the cost to be slightly lower. The costs reported by the synthesis program are close and show no consistent pattern.

The sketches of the expected hardware include a simple timing analysis. The timing analysis is based on an assumed delay of two units for a mux,  $\lceil \lg n \rceil$  units for an *n*-input gate and a delay of 3 for a 3-bit decrementor.

Based on this analysis the changes in the p2 module don't affect the path that ends in the **shifted** register, that's the same 6 units in both cases.

Moving the amt mux from cnt to the decrementer inputs does not change the critical path. The move does delay the shift and ready signals by one or two units, but since they are not critical it doesn't matter. When num\_shifters is 1 the path ending at cnt remains critical so moving the mux doesn't change anything. When num\_shifters is larger the path ending at shifted is critical so moving the mux has no impact.

Based on this analysis we would not expect a change in the clock period. The output of the synthesis program shows only small changes.

The fact that the clock period is about the same is good news for us since one less clock cycle is needed. If the changes increased the clock period we may not actually get higher performance.