## **LSU EE 4755**

Homework 4

**Problem 0:** Follow the instructions for account setup and homework workflow on the course procedures page, http://www.ece.lsu.edu/koppel/v/proc.html. Run the testbench on the unmodified file. There should be errors on the shift\_lt\_seq\_d\_sol module, but the others should run correctly. Run the Note: There are no points for this problem.

**Problem 1:** The homework Verilog file, hw04.v, contains a module shift\_lt\_seq\_d\_sol which is based on shift\_lt\_seq\_d. It contains an always\_ff block that assigns the same variables that are assigned in shift\_lt\_seq\_d, however it assigns them from variables of the same name with next\_ prefixed:

```
always_ff @( posedge clk ) begin
  ready = next_ready;
  shifted = next_shifted;
  shift = next_shift;
  cnt = next_cnt;
end
```

Add code so that these next\_ objects will be assigned values from combinational logic, and so that the resulting module describes the same hardware as shift\_lt\_seq\_d. A hand-drawn diagram of synthesized hardware should be identical, though it's possible that there will be small differences in the actual output of a synthesis program.

The added code can be implicit structural or behavioral, but it must synthesize to combinational logic.

**Problem 2:** Module shift\_lt\_seq\_d\_live takes one more cycle to produce a result than module shift\_lt\_seq\_d. Module shift\_lt\_seq\_d\_p2 initially is identical to shift\_lt\_seq\_d\_live.

(a) Modify shift\_lt\_seq\_d\_p2 so that it uses one less cycle to produce a result without changing the number of shifters per stage. There are two possible ways of doing this, performing some work in the same cycle that the start signal arrives, or doing work in the cycle when ready is set to 1. Either method is fine.

(b) Run syn.tcl and compare the cost and performance of your design and shift\_lt\_seq\_d\_live. Comment on the differences. An answer might start "The cost was about the same because the same hardware was used...".