LSU EE 4755

For instructions visit https://www.ece.lsu.edu/koppel/v/proc.html. For the complete Verilog for this assignment without visiting the lab follow https://www.ece.lsu.edu/koppel/v/2021/hw04.v.html.

Problem 0: If necessary, follow the instructions at https://www.ece.lsu.edu/koppel/v/proc.html to set up your class account, copy the assignment, and run the Verilog simulator and synthesis program on the unmodified homework file, hw04.v. Do this early enough so that minor problems (*e.g.*, password doesn't work) are minor problems.

Teamwork

Students can work on this assignment in teams. Each student should submit his or her own assignment but list team members. It is recommended that one team member be responsible for learning SimVision.

Every member of a team that has completed a project, must be capable of re-solving the problem. It is recommended that all team members re-solve the problem on their own for their own pedagogical benefit.

Problem 1: Module bit_keeper has a w_b -bit output bits ($_b$ is for width of buffer) and a 1-bit output ready. Think of output bits as a long bit vector (w_b bits long) that is edited using the module's inputs. Commands to edit bits are given using four-bit input cmd (command), w_i -bit input din (data in), and w_s -bit input pos (position). The module is to operate sequentially using input clk.

Complete bit_keeper as described below, and make sure that it is synthesizable. As always, code should be written clearly, and designs should not be costly or slow.

When completed bit_keeper should operate as follows. On a positive edge of clk action is taken based on the value of cmd. The possible values of cmd are: Cmd_Reset, Cmd_None, Cmd_Write, and Cmd_Rot_To. (These can be used as constants in your code. The constants are defined by enum Command.) Some commands will be complete in one cycle (the cycle in which the cmd is set up to the positive edge of clk). Other commands will take multiple cycles.

Be sure to understand the details of how multi-cycle commands execute. When a multi-cycle command starts the ready output must be set to zero and must be held at zero until the command completes. The command and its arguments will only be held at the inputs for one cycle, and so at the next positive clock edge they will be gone. The cmd input will be set to Cmd_Nop, and the pos and din inputs will be set to random values. This means that the inputs of multi-cycle commands that will be needed in subsequent cycles must be saved in registers.

The testbench can emit a trace of commands and their effects. This trace is used below to illustrate what the module is supposed to do. The trace is collected after the command completes. A trace entry starts with the word Cycle. The cycle number is shown, followed by command details, followed by the state of bits.

For Cmd_Reset output bits should be set to zero. Also, any internal registers should be set to zero. The command should complete at the positive edge. This should set ready to 1. In the trace below the reset command set bits back to zero. Notice that the command completes in one cycle (based on the cycle numbers).

Cycle	307 -	- test	73:	Cmd_Nop	:	bits = 01401f4
Cycle	308 -	- test	74:	Cmd_Reset	:	bits = 0000000

For Cmd_Rot_To the value in bits must be rotated so that the contents of bits[0] is moved to bits[pos], bits[1] is moved to bits[(pos+1)%wb], and so on. This is like a left shift of pos bits, except that the most significant pos bits of bits are rotated into the the pos least significant bits. In the trace below the rotate command rotates four bits (one hexadecimal digit). Notice that the most-significant digit on the first line is rotated to the least significant digit after the rotation command.

Cycle	301	 test	71:	Cmd_Nop	:	bits =	= 401401f
Cycle	306	 test	72:	Cmd_Rot_To pos 4	:	bits =	= 01401f4
				. .		0	

This rotation **must be performed** using two instances of module rot_left . One instance should rotate by 1, the other rotates by a larger value, call it r_b , of your choosing. Each clock cycle the value of **bits** is rotated using one of these, but never both in the same clock cycle. Use the r_b -bit rotate instance until the number of bit positions to shift is $\leq r_b$, then use the 1-bit rotate instance.

Command Cmd_Write has two forms based on the value of input pos. If pos is zero then the least significant w_b bits of bits should be written with din. This should complete at the positive edge. Otherwise, bits pos through pos+wi-1 of bits should be written with din—but not directly. Instead, bits should be rotated so that bit pos is at the least-significant position, then the data should be written, then bits should be rotated back to its original position. Use only the two rot_left instances.

The trace below shows a write with pos=0:

Cycle	417		test	86:	Cmd_Nop				:	bits	=	0000240000
Cycle	418		test	87:	Cmd_Write	pos O,	data 7	7	:	bits	=	0000240007
W	hen	pos	is nor	n-zero	the writes t	ake longe	er:					
Cycle	96		test	20:	Cmd_Nop				:	bits	=	0a000003c
Cycle	107		test	21:	Cmd_Write	pos 27,	, data	4	:	bits	=	0a200003c

No action is needed for command Cmd_Nop. In fact, this is the command that will be present while the external hardware, including the testbench, is waiting for other commands to complete.

The testbench will test bit_keeper at two sizes. At each size detailed information is given for the first few errors. That includes a trace of commands leading up to the error, followed by the erroneous command, and what the bits should have been. After each error the testbench sets its shadow value of bits to the erroneous output so that subsequent tests can pass. Here is in example of the output:

```
Cycle 22 -- test 0: Cmd_Rot_To pos 20
                                               : bits = 0000000000
Cycle 54 -- test 1: Cmd_Rot_To pos 31
                                               : bits = 000000000
Cycle 55 -- test
                  2: Cmd_Nop
                                               : bits = 000000000
                  3: Cmd_Write pos 37, data 2 : bits = 4000000000
Cycle 96 -- test
                  4: Cmd_Nop
Cycle 97 -- test
                                               : bits = 400000000
                  5: Cmd_Rot_To pos 5
                                               : bits = 000000008
Cycle 103 -- test
                  6: Cmd_Write pos 0, data 3 : bits = 0000000003
Cycle 104 -- test
Error in test 7: Cmd_Write pos 1, data 2 : 0000000004 != 0000000005 (correct)
```

For multi-cycle commands the testbench will wait for ready to go to zero and then back to one. If that does not happen after a certain number of cycles the testbench will *timeout*, meaning that it will give up waiting and print a CYCLE LIMIT EXCEEDED message. If there is a timeout while a command is in progress (meaning that ready did go to zero, but did not return to one) the testbench will show a trace of recent history, followed by an indication of what it was waiting for: Exit from clock loop at cycle 16000, limit 16000, ** CYCLE LIMIT EXCEEDED **

```
** Preceding Commands **
Cycle 7 -- test 0: Cmd_Rot_To pos 20 : bits = 000000000
Cycle 14 -- test 1: Cmd_Rot_To pos 31 : bits = 000000000
Cycle 15 -- test 2: Cmd_Nop : bits = 000000000
** In-Progress Command **
test 3: Cmd_Write pos 37, data 2
-- Awaiting ready = 1.
```

If the testbench does not timeout then it will print a tally of the number of errors after testing each bit_keeper instance. Also, as a measure of quality, the testbench reports the average number of cycles to perform Cmd_Rot_To and Cmd_Write (with non-zero pos). For example,

```
Starting tests for (wb=40,wi=4)
Finished 200 tests for (wb=40,wi=4), 0 errors.
Avg cyc Cmd_Rot_To 5.5 (67) Cmd_Write 10.6 (35)
```

Starting tests for (wb=28,wi=8)
Finished 140 tests for (wb=28,wi=8), 0 errors.
Avg cyc Cmd_Rot_To 4.2 (57) Cmd_Write 8.2 (18)

The lines starting Avg cyc report timing. The number in parentheses is the number of times the command was issued. So for the first set of tests Cmd_Rot_To was tried 67 times, and the average number of cycles taken to complete it was 5.5.

A lower number for Avg cyc can indicate a good design, or that certain rules were not followed.

It is very important that debugging tools are used. Take advantage of the testbench messages to see what is going wrong. Run SimVision to get a detailed look at what your module is doing.