#### GPU Microarchitecture Note Set 1b—Cores

- Core Definition
- Capability and Performance Measures
- Big Cores v. Little Cores


#### Core:

Hardware needed to execute a thread.

Sometimes called a CPU (central processing unit).

Each core has:

- Hardware to fetch instructions.
- Functional units to perform arithmetic operations.
- Register files to hold intermediate (working, temporary) data values.
- Hardware to decode and orchestrate instruction execution.



### Measures of Capability and Performance of a Core

Consider the following program:

It consists of 1000 instructions and 1000 FP operations.

## Measures of Capability and Performance of a Core

Instruction Bandwidth (IB):

Peak rate at which core can execute instructions.

A measure of what a core is *capable* of.

Usually measured in instructions per cycle, abbreviated IPC.

To obtain instructions per second multiply IPC by clock frequency.

A w-way superscalar processor has an instruction bandwidth of w.

#### Instruction Bandwidth of Real Cores

 $\circ\,$  Early RISC processors: 1 in sn/cyc per core.

 $\circ\,$  POWER 7 (IBM): 6 insn/cyc per core.

 $\circ$  Intel Core: 4 insn/cyc per core.

### Instruction Throughput:

Instruction execution rate achieved by some program on some core.

A measure of the performance of some program on some core.

Also measured in IPC.

The throughput cannot be higher than the bandwidth.

### Understanding Throughput

Higher throughput means core hardware used more efficiently.

A program with higher throughput is not necessarily faster ... ... because execution time depends on number of instructions.

#### Saturation:

A situation in which a performance measure matches the corresponding capability.

## Example of Saturation

Program P is said to saturate core C ...

 $\dots$  if core C has an instruction bandwidth of w  $\dots$ 

 $\dots$  and program P runs with an instruction throughput of w on C.

Dynamic Instruction Count:

The number of instructions executed by a program.

### Example— Usage of Terms

A core has an IB of 4 insn/cyc, and a clock frequency of 1 GHz. A program has a dynamic instruction count of  $2 \times 10^9$  instructions and takes 1 second to run on the core. Are we happy?

Instruction throughput is:  $\frac{2 \times 10^9 \text{ insn}}{10^9 \text{ cyc}} = 2 \text{ insn/cyc}.$ 

That's half of the core's potential rate.

Let's assume the code was challenging ...

... so achieving half the peak is an accomplishment ...

... so we are happy.

-cores-10 1-cores-1

# Other Core Capabilities

Here are other core capabilities of interest to us:

- Single Precision Floating Point Rate, measured in FLOPS.
- Double Precision Floating Point Rate, measured in FLOPS.
- $\circ\,$  Off-Chip Data Bandwidth, measured in bytes per second.

For each there is a corresponding performance number.

-cores-11 1-cores-1

## Why not make instruction bandwidth large?

An 8-way core is only slightly better ...

 $\dots$  than 2 1-way cores  $\dots$ 


For almost linear portion of curve, bigger cores is an easy choice.

Distance between the ideal and typical curve...

is the price of avoiding parallel programming.

## Implications

Parallel programming can't be avoided.



1-cores-1

Why not make IB small, say 1, and have lots of cores?

Parallel programming is hard.

Parallel programming is another thing you have to do.

Speedup may not be linear.

-cores-13 1-cores-1

## Heavy Weight Core:

A core designed to execute a single thread quickly.

Heavy weight cores have large area and high power consumption.

Energy per instruction is high.

General-purpose CPUs, such as those found in home computers, consist of heavy weight cores.

### Light Weight Core:

A core designed for efficiency.

Light weight cores have small area.

Energy per instruction is low.

-cores-14 1-cores-14

# Multiple Core Chips

Multi-Core Chip:

A chip with a few heavy-weight cores.

Many-Core Chip:

A chip with many light-weight cores.

# Comparison

Many-core chip has higher instruction bandwidth (counting all cores).

Multi-core chip has higher instruction bandwidth (counting one core).

-cores-15 1-cores-1

Execution of Multithreaded Programs

Consider a system with c cores and a program with r threads.

Typically the OS will distribute the r threads evenly over the c cores.

If r < c then c - r cores will sit idle.

If r > c then a core may have more than one thread assigned.

-cores-16 1-cores-1

## Coverage of Topics In Parallel Computation

These notes will only consider single-chip parallel systems:

Multi-core CPUs.

Many-core CPUs.

GPUs.

The following types of parallel systems are beyond the scope of this course:

Multi-chip multiprocessors.

Multi-node computing clusters.

Including LSU's SuperMIC and SuperMike II clusters...

... and LONI's *QB2* cluster in downtown Baton Rouge.