

## GPU Microarchitecture Note Set 5—Interval Analysis

Note: based on Hong 09 ISCA [4], Eyerman 09 ToCS [1], Fields 02 ISCA [2], Fields 04 TACO [3].

|               |         |  |
|---------------|---------|--|
| $B$           |         | Number of threads per block.                             |
| $G$           |         | Number of blocks in grid (launch).                       |
| $N$           |         | Input size. (Depends on problem.)                        |
| $L_t$         |         | Latency of one iteration.                                |
| $d_t$         |         | Amount of data crossing chip boundary per iteration.     |
| $L_F$         | 4 cyc   | Latency of one floating-point operation.                 |
| $L_M$         | 400 cyc | Minimum global load latency for loads that hit memory.   |
| $L_2$         |         | Minimum global load latency for loads that hit L2 cache. |
| $\Theta_M$    | 1 TB/s  | Off-chip bandwidth.                                      |
| $\theta_M$    |         | Off-chip throughput during execution of some kernel.     |
| $P$           |         | Number of threads in a launch.                           |
| $\phi$        | 1 GHz   | Clock frequency of GPU.                                  |
| $\Theta_{IF}$ |         | FP instruction bandwidth.                                |

## Summary of Symbols

|                      |   |
|----------------------|---|
| $\Theta_{\text{IM}}$ | Load and store instruction bandwidth.                       |
| $n_{\text{IF}}$      | Number of FP instructions executed in interval.             |
| $n_{\text{IM}}$      | Number of load and store instructions executed in interval. |

## Interval Analysis

### *Interval Analysis:*

A method of modeling the execution of code on some device using repeating regions of execution (such as loop bodies).

### *Interval:*

A well-defined region of execution, such as a loop body.

Goal of analysis is to find minimum number of threads,  $P$ , ...  
... needed to achieve full performance.

The idea is to first compute the latency of an interval,  $L_\iota$  ...  
... and then compute the number threads needed to fully utilize ...  
... resources such as thread dispatch and off-chip bandwidth.

## Intervals

Analysis can use a single interval (considered first) ...  
... or several intervals (usually separated by barriers).

An interval is well chosen if:

- It covers much of a program's execution time.

- Conditions during each interval execution are similar ...

- ... for example, the number of cache misses is the same in each interval.

A set of intervals, say  $L_{\iota_0}, L_{\iota_1}, \dots$  is well chosen if:

- They cover much of a program's execution time.

- Conditions during each execution of  $L_{\iota_0}$  are similar to each other ...

- ... conditions during each execution of  $L_{\iota_1}$  are similar to each other, etc.

*Interval Latency*

Minimum execution time of interval on device of interest.

Symbol,  $L_\iota$ .

$L_\iota$  can be ...

... roughly estimated,...

... carefully estimated, ...

... or measured.

Latency estimated based on a single thread or warp.

## Example

Illustration of *interval* and *interval latency*.

For Code Fragment:

```
for ( int h=tid; h<N; h += n_threads ) { dout[h] = din[h] + 1; }
```

A good interval is the loop body for one iteration: `dout[h] = din[h] + 1;`

Simplified SASS (CC 3.5) for Interval:

.Loop

```
I0:  LD.E R2, [R2];
I1:  FADD R7, R2, 1;
I2:  ST.E [R4], R7;
I3:  BRA .Loop
```

```
# Cycles:  0   1   2   3   ..  400 401 402 403 404 405 406 407 408 409 410
wp0:      [I0           ]      I1           [I2           ] I3
```

```
! <---- One Interval -----> !
      Interval Latency,  $L_{\iota}$ , = 410 cyc
```

Execution can't be less than  $L_{\iota}$  ...

... how many threads,  $P$ , will it take to use up off-chip bandwidth ...

... or some other resource.

## Use of Interval Latency for Code with One Interval, no Barriers

Let  $N$  denote the number of times the interval needs to be executed.

For example, operating on an  $N$ -element array,  $L_\iota$  computes one element.

Let  $P$  denote the number of active threads during the interval.

For example,  $P = 640$  in a launch of 10 blocks of 64 threads.

Then minimum execution time is:  $t(N, P) = \frac{N}{P} L_\iota$ .

Goal of analysis is to find largest  $P$  for which minimum is possible.

Interval Latency  $\gg$  Number of Active Threads

## Number of Active Threads

Analysis based on the *number of active threads ( $P$ )* ...

... which is the product of the number of active blocks and the block size.

In a launch of  $G$  blocks of  $B$  threads  $P \leq BG$ .

The number of active blocks is determined by a number of factors ...

... such as SM capabilities and shared memory use. (See the CUDA documentation for details.)

In these notes we will assume that  $B$  and  $G$  are chosen such that all  $G$  blocks ( $BG$  threads) are active.



## Illustration of Interval Latency Concept

Kernel below is to operate on  $N$  elements.

Interval is one iteration of loop.

Suppose a kernel of  $G$  blocks of  $B$  threads is launched ...

... on a GPU with  $M$  SMs...

... and we know that  $G/M$  blocks per SM are active...

... then  $P = BG$ .

CUDA Code:

```
for ( int h=tid; h<N; h += n_threads ) dout[h] = din[h] + 1;
```

Simplified SASS (CC 3.5) for Interval:

```
LD.E R2, [R2];  
FADD R7, R2, 1;  
ST.E [R4], R7;
```

If we somehow conclude  $L_\iota = 450\text{ ns}$  ...

... then total execution time  $\geq \frac{N}{BG} 450\text{ ns}$ .

## Work and Resources

*Work [done in an interval]:*

Data to be moved ( $d_\iota$ ), number of instructions to be executed ( $n_{\iota I}$ ), or some other effect of instruction execution that uses a finite resource.

The amount of work will be computed per thread, such as  $d_\iota, \dots$

$\dots$  so the total work during the interval for  $P$  threads is  $Pd_\iota$ .

*Resource [needed for work in an interval]:*

The thing provided to do a particular kind of work. A resource has bandwidth limitations, such as  $\Theta_M$  for off-chip data bandwidth.

If  $P$  threads do  $Px_\iota$  work (for some generic work  $x$ ) $\dots$

$\dots$  the corresponding resource is occupied for  $\frac{Px_\iota}{\Theta_x}$  time.

## Resources

Two broad types of resources considered here ...

... **data movement** and **instruction execution** (issue and dispatch).

For Data Movement

Need to consider boundary being crossed:

*SM to L2 cache*: Use  $\Theta_2$  for bandwidth (and  $L_2$  for latency).

*L2 cache to DRAM*: Use  $\Theta_M$  for bandwidth (and  $L_M$  for latency).

Note: The value of  $\Theta_M$  is available from NVidia APIs ...

... whereas  $\Theta_2$ , and the latencies must be measured.

## Instruction Execution

Instruction execution is more tedious to account for because:

Must consider instruction type (such as load/store, 32-bit FP, etc.)

Must guess or count number of instructions of each type.

Instructions (work) vary by GPU generation (though not by much).

Resources vary a great deal by device.

Major Types of Instructions (for these notes anyway):

32-bit FP (non-special): Work:  $n_{\text{IF}}$ , Bandwidth:  $\Theta_{\text{IF}}$ .

Load/store: Work:  $n_{\text{IM}}$ , Bandwidth:  $\Theta_{\text{IM}}$ .

## Instruction Bandwidth Scope

In analysis use chip bandwidth, not SM bandwidth.

Typically memory bandwidths given for whole chip ...  
... and instruction bandwidths given for one SM.

For resource consumption, use bandwidth for whole GPU chip.

For example, consider  $\Theta_{\text{IM}}$  (load/store instructions):

In CC 6.0 GP100 devices there are 8 LS units per scheduler, ...  
... only two schedulers per SM (four is more common) ...  
...  $2 \times 8 = 16$  LS units per SM, ...  
... and  $\Theta_{\text{IM}} = 56 \times 16 = 896$  insn/cyc per chip.

## Example

Find work and resource usage on a CC 6.1 GP104 device for the following code:

```
LD.E R2, [R2];  
FADD R7, R2, 1;  
ST.E [R4], R7;
```

Data movement:

For a GP104:  $\Theta_M = 320 \text{ GB/s}$ ,  $\Theta_2 = 900 \text{ GB/s}$ .

One load and one store, each of 4 bytes:  $d_\ell = 2 \times 4 \text{ B}$ .

Assuming insufficient L2 cache, use of off-chip data resource:  $\frac{2 \times 4P \text{ B}}{\Theta_M}$ .

Assuming insufficient L1 cache, use of SM/L2 data transfer:  $\frac{2 \times 32P \text{ B}}{\Theta_2}$ .

Example, continued.

```
LD.E R2, [R2];  
FADD R7, R2, 1;  
ST.E [R4], R7;
```

GP104 Characteristics:

CC 6.1, Number of SMs: 20.  $\Theta_{\text{IM}} = 20 \times 32 = 640 \text{ insn/cyc}$ ,  $\Theta_{\text{IF}} = 20 \times 128 = 2560 \text{ insn/cyc}$ .

Instruction Execution:

Two load/instructions:  $n_{\text{IM}} = 2 \text{ insn}$ .

One FP instruction:  $n_{\text{IF}} = 1 \text{ insn}$ .

Usage of dispatch:  $P \left( \frac{n_{\text{IM}}}{\Theta_{\text{IM}}} + \frac{n_{\text{IF}}}{\Theta_{\text{IF}}} \right) = P \left( \frac{2 \text{ insn}}{640} + \frac{1 \text{ insn}}{2560} \right) = P \left( \frac{2}{640} + \frac{1}{2560} \right) \text{ cyc}$ .

## Analysis of Intervals Without Barriers

Consider an interval with time  $L_\iota$  and data use  $d_\iota \dots$   
... on a system with  $\Theta_M \dots$   
... in a launch with  $P$  active threads.

Amount of time resource is in use per interval:  $P \frac{d_\iota}{\Theta_M}$ .

$$\text{Then: } t(P) \geq \begin{cases} \frac{N}{P} L_\iota & \text{if } L_\iota > P \frac{d_\iota}{\Theta_M} \\ N \frac{d_\iota}{\Theta_M} & \text{otherwise.} \end{cases}$$

Based on this time is minimized at  $P = L_\iota \frac{\Theta_M}{d_\iota} \dots$   
... increasing  $P$  further has no benefit.

Bounds can be obtained using other resources ...  
... performance is determined by the smallest  $P$ .



## Interval Analysis Assumptions

Assumption:

A resource can be fully utilized during an interval ...  
... without increasing the thread latency above  $L_\iota$ .

In practice thread latency does increase, ...  
... and so  $P$  is underestimated.

The assumption is closer to reality ...  
... when there are more warps per scheduler.

The assumption does not hold when barriers are used ...  
... ( see or wait for ) material to be added further below.

## Analysis Steps

Compute Latency (This is the hardest part.)

- Use code generated by CUDA toolchain ...
- ... or based on assumptions about such code ...
- ... or just measure latency.

Find the minimum number of threads for each kind of work.

The execution time is then  $\frac{N}{P} L_\iota$ .

If Too Slow

- Re-code to reduce  $L_\iota$ .

- Exploit re-use to reduce data.

- Re-code to reduce number of instructions.

Example: Compute  $L_\ell$  for a simple loop.

Compute for a CC 6.1 device with:

8 LS per scheduler, 32 FP32 per scheduler.

$L_M = 400$  cyc and  $L_F = 6$  cyc.

.Loop

```

I0:  LD.E R2, [R2];      //  $t_{is} = 0.$            $t_{re} = L_m = 400.$ 
I1:  FADD R7, R2, 1;     //  $t_{is} = 400.$  (R2).  $t_{re} = 400 + L_f = 406.$ 
I2:  ST.E [R4], R7;      //  $t_{is} = 406.$  (R7).
I3:  BRA .Loop          //  $t_{is} = 410.$ 

```

```

# Cycles:  0   1   2   3   ..  400 401 402 403 404 405 406 407 408 409 410
wp0:      [I0           ]      I1                      [I2           ] I3

```

Total time:  $L_\ell = 410$  cyc.

Example: Resources for simple loop.

Example: Resource usage for the simple loop.

Suppose

The loop operates on a total of  $N$  elements.

The loop is to run on a M2200 CC 5.2 device.

$$\Theta_M = 88.1 \text{ GB/s}, \phi = 1.04 \text{ GHz}$$

Work Performed by Loop:

Data:  $d_\ell = 2 \times 4 \text{ B} = 8 \text{ B}$ . (Four bytes for load and store.)

$$\text{Limit } P = 410 \text{ cyc} \frac{88.1 \text{ GB/s}}{8 \text{ B}} \frac{1}{1.04 \text{ GHz}} = 4341.$$

Load/store instructions (one of each):  $n_{\text{IM}} = 2$ .

Regular FP instruction (the **FADD**):  $n_{\text{IF}} = 1$ .

Control flow:  $n_{\text{IC}} = 1$ .

Example, Find  $L_\ell$  for Actual SASS code.

Complete machine language code (SASS) for region:

```
.L_2: // Note: .L_2 is a line label.
I0 :      MOV R2, R6;                // tis = 0.      tre = 6
I1 :      MOV R4, R8;                // tis = 1.      tre = 7
I2 :      LD.E R2, [R2];              // tis = 6 (R2). tre = 406.
I3 :      IADD32I R8.CC, R8, 0x4;      // tis = 10 (R8). tre = 16
I4 :      MOV R5, R9;                // tis = 11      tre = 17
I5 :      IADD32I R0, R0, 0x1;         // tis = 12      tre = 18
I6 :      ISETP.GE.AND P0, PT, R0, R11, PT; // tis = 18 (R0) tre = 24
I7 :      IADD.X R9, RZ, R9;          // tis = 19      tre = 25
I8 :      IADD32I R6.CC, R6, 0x4;      // tis = 20      tre = 26
I9 :      IADD.X R3, RZ, R3;          // tis = 26 (CC) tre = 32
I10:      FADD R7, R2, 1;              // tis = 406 (R2) tre = 412
I11:      ST.E [R4], R7;              // tis = 412 (R7)
I12:      @!P0 BRA '(.L_2);           // tis = 416      Next iter: 417
```

  

|         |    |    |   |     |     |   |   |   |    |    |    |    |    |    |    |    |    |    |     |    |      |     |     |     |     |
|---------|----|----|---|-----|-----|---|---|---|----|----|----|----|----|----|----|----|----|----|-----|----|------|-----|-----|-----|-----|
| # Cycle | 0  | 1  | 2 | ..5 | 6   | 7 | 8 | 9 | 10 | 11 | 12 | .. | 18 | 19 | 20 | .. | 26 | .. | 406 | .. | 412  | 413 | 414 | 415 | 416 |
| wp0:    | I0 | I1 |   |     | [I2 |   |   | ] | I3 | I4 | I5 |    | I6 | I7 | I8 |    | I9 |    | I10 |    | [I11 |     |     | ]   | I13 |

Based on analysis above:  $L_\ell = 417 \text{ cyc} \dots$

$\dots$  increasing  $P$  only slightly to  $417 \text{ cyc} \frac{88.1 \text{ GB/s}}{8 \text{ B}} \frac{1}{1.04 \text{ GHz}} = 4416$ .

## Hand-Analyze a Matrix/Vector Kernel (MXV-LCS)

Note: *MXV-LCS*  $\rightarrow$  Matrix  $\times$  Vector, Load, Compute, Store.

```
for ( int h=start; h<stop; h += inc )
{
    Elt_Type vout[M], vin[N];
    for ( int r=0; r<M; r++ ) vout[r] = 0;
    for ( int c=0; c<N; c++ ) vin[c] = d_app.d_in[ h * N + c ];
    for ( int c=0; c<N; c++ ) for ( int r=0; r<M; r++ ) vout[r] += d_app.matrix[r][c] * vin[c];
    for ( int r=0; r<M; r++ ) d_app.d_out[ h * M + r ] = vout[ r ];
}
```

Goals:

Perform analysis for a CC 5.1 device.

Perform analysis using assumed instructions for code above.

Analyze minimum number of threads for given  $N$  and  $M$ .

Compare predictions to measurements.

Find square matrix size ( $N$ ) that requires fewest threads.

## Device Characteristics

For CC 5.1:

For CC 7.5:

$$L_F = 4 \text{ cyc.}$$

$$L_M = 400 \text{ cyc, } L_2 = 230 \text{ cyc.}$$

$$\Theta_M = 500 \text{ GB/s.}$$

$$\phi = 1.81 \text{ GHz.}$$

$$\Theta_{\text{IF}} = 64 \times 48 = 3072 \text{ insn/cyc}$$

## Assumed SASS Code

We expect that the compiler will generate code like this:

```
L0:    LDG.E R16, [R14];
L1:    LDG.E R12, [R14+0x4];
L2:    LDG.E R11, [R14+0x8];
...
F0:    FFMA R13, R16, c[0x3][0x4], RZ;
F1:    FFMA R17, R16, c[0x3][0x24], RZ;
F2:    FFMA R18, R16, c[0x3][0x44], RZ;
F3:    FFMA R19, R16, c[0x3][0x64], RZ;
F4:    FFMA R21, R16, c[0x3][0x84], RZ;
F5:    FFMA R22, R16, c[0x3][0xa4], RZ;
F6:    FFMA R14, R16, c[0x3][0xc4], RZ;
F7:    FFMA R15, R16, c[0x3][0xe4], RZ;
F8:    FFMA R13, R12, c[0x3][0x8], R13;
...
S0:    STG.E [R4], R2;
S1:    STG.E [R4+0x4], R14;
S2:    STG.E [R4+0x8], R13;
```



## Estimation of Interval Latency

Possible execution on a 5.1 device.

|      |     |   |   |   |   |     |   |   |     |    |     |     |     |     |     |     |     |     |     |     |    |
|------|-----|---|---|---|---|-----|---|---|-----|----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|----|
| Time | 0   | 1 | 2 | 3 | 4 | ..  | 7 | 8 | ..  | 11 | ... | 400 | 401 | 402 | 403 | 404 | 405 | 406 | 407 | 408 |    |
| wp0: | [L0 |   |   |   | ] | [L1 |   | ] | [L2 |    | ]   |     | F0  | F1  | F2  | F3  | F4  | F5  | F6  | F7  | F8 |

Accounting only for the load, multiply/add, and store instructions we get

$$L_{\iota}(K_0) = L_M + MN + 4M$$

if  $N \geq L_F$  and  $L_M \geq N/4$ , where  $K_0$  is a shorthand name for the modified kernel and its assumed code. For values  $M = N = 16$  and the latencies above we get

$$L_{\iota}(K_0) = 400 + 256 + 64 = 720 \text{ cyc.}$$

Possible execution on a 7.5 device.

|      |     |   |   |   |   |     |   |   |     |    |     |     |     |     |     |    |        |        |    |       |   |    |
|------|-----|---|---|---|---|-----|---|---|-----|----|-----|-----|-----|-----|-----|----|--------|--------|----|-------|---|----|
| Time | 0   | 1 | 2 | 3 | 4 | ..  | 7 | 8 | ..  | 11 | ... | 400 | 401 | 402 | 403 | .. | 400+2N | 402+2N | .. |       |   |    |
| wp0: | [L0 |   |   |   | ] | [L1 |   | ] | [L2 |    | ]   |     | [F0 | ]   | [F1 | ]  | ..     | [FN    | ]  | [FN+1 | ] | .. |

Accounting only for the load, multiply/add, and store instructions we get

$$L_{\iota}(K_0) = L_M + 2MN + 4M$$

if  $2N \geq L_F$  and  $L_M \geq N/4$ , where  $K_0$  is a shorthand name for the modified kernel and its assumed code. For values  $M = N = 16$  and the latencies above we get

$$L_{\iota}(K_0) = 400 + 512 + 64 = 976 \text{ cyc.}$$

## Off-Chip Data Bandwidth Limit

Once the latency for an interval is computed, it is possible to bound the number of threads that can be executed in parallel by using resource constraints. For example, let  $d_\iota$  denote the amount of off-chip data read or written by a thread during one iteration and let  $\Theta_M$  indicate the off-chip bandwidth. Let  $P$  indicate the number of threads in a launch. The amount of data read during the interval is  $Pd_\iota$ , the data throughput would be  $\frac{Pd_\iota}{L_\iota}$ , solving  $\frac{Pd_\iota}{L_\iota} = \Theta_M$  for  $P$  yields  $P = \frac{L_\iota}{d_\iota/\Theta_M}$ , the number of threads needed to saturate off-chip bandwidth.

For our matrix/vector kernels,  $d_\iota = 4(M + N) \text{ B}$ . Then

$$P = \frac{(L_M + MN + 4M) \text{ cyc}}{\frac{1}{\Theta_M} 4(M + N) \text{ B}}.$$

For  $N = M$  (square matrices) we have

$$P = \frac{(L_M + N^2 + 4N) \text{ cyc}}{\frac{1}{\Theta_M} 8N \text{ B}} = \frac{\Theta_M}{8} \left( \frac{L_M}{N} + N + 4 \right) \frac{\text{cyc}}{\text{B}}$$

for  $N \geq L_F$ .

## Matrix Size Minimizing Number of Threads

$$P = \frac{\Theta_M}{8} \left( \frac{L_M}{N} + N + 4 \right) \frac{\text{cyc}}{\text{B}}$$

for  $N \geq L_F$ .

Notice that this expression has a minimum at  $N = \sqrt{L_M}$ , or 20 for our default global memory latency. As  $N$  shrinks below 20 more and more threads are needed because each thread is loading less data but the iteration time,  $L_\iota$ , can't fall below  $L_M$ . When  $N$  grows above 20 the computation time,  $N^2$ , grows quadratically while data grows linearly, so more threads are needed. Note that  $\Theta_M$  is often given in GB/s while the latency is given in cycles. Cycles can be converted to seconds by dividing by the clock frequency, often denoted  $\phi$ . In that case  $L_\iota(K_0) = (L_M + MN + M) \text{ cyc} = \frac{1}{\phi}(L_M + MN + M) \text{ s}$ .

## Instruction Bandwidth Limit

Another limiter is instruction throughput. For that one must compute the time needed during an interval to issue the instructions. Let  $\Theta_{\text{IF}}$  indicate the bandwidth of FP instructions and  $\Theta_{\text{IM}}$  indicate the bandwidth of load and store instructions on a multiprocessor. Let  $n_{\text{IF}}$  and  $n_{\text{IM}}$  indicate the number of instructions of the respective type executed by a thread in the interval. Then the time for  $Q$  threads to issue for one interval is  $Q(\frac{n_{\text{IF}}}{\Theta_{\text{IF}}} + \frac{n_{\text{IM}}}{\Theta_{\text{IM}}})$  and based on this instruction issue limit  $Q = L_\iota / (\frac{n_{\text{IF}}}{\Theta_{\text{IF}}} + \frac{n_{\text{IM}}}{\Theta_{\text{IM}}})$ . Note that  $Q$  is the number of active threads on a multiprocessor, which is some multiple of the block size.

For  $K_0$  we have  $n_{\text{IF}} = MN$  and  $n_{\text{IM}} = M + N$ . Substituting these values and  $L_\iota$  gives

$$\begin{aligned} Q(K_0) &= L_\iota / \left( \frac{n_{\text{IF}}}{\Theta_{\text{IF}}} + \frac{n_{\text{IM}}}{\Theta_{\text{IM}}} \right) \\ &= (L_{\text{M}} + MN + 4M) / \left( \frac{MN}{\Theta_{\text{IF}}} + \frac{M + N}{\Theta_{\text{IM}}} \right) \\ &= (L_{\text{M}} + N^2 + 4N) / \left( \frac{N^2}{\Theta_{\text{IF}}} + \frac{2N}{\Theta_{\text{IM}}} \right) \\ &= (L_{\text{M}}/N + N + 4) / \left( \frac{N}{\Theta_{\text{IF}}} + \frac{2}{\Theta_{\text{IM}}} \right) \\ &= (L_{\text{M}}/N^2 + 1 + 4/N) / \left( \frac{1}{\Theta_{\text{IF}}} + \frac{2}{N\Theta_{\text{IM}}} \right) \end{aligned}$$

For large  $N$  the interval time is dominated by the  $N^2$  instructions so the number of threads is based on FP instruction bandwidth  $\Theta_{\text{IF}}$ . When  $N$  is smaller load latency determines the thread count.

## Comparison with a CC 6.1 Device

Does the interval analysis above explain the behavior of the `mxv_o_lbuf` kernel obtained on a CC 6.1 device?

The calculations below show that for a GTX 1080 the iteration latency would be 388.4 ns so to saturate the 320.3 GB/s bandwidth would require 971.9 threads or just 48.6 threads per SM. To saturate instruction issue assuming only  $N$  loads,  $N$  stores, and  $N^2$  multiply/adds would require 268.8 threads per SM.

The performance counters show 1.2 instructions per FMA, or a total of  $256 \times 0.2 = 51.2$  non-FMA instructions. We've already accounted for 32 loads and stores, so there are just 19 extra instructions. Assume that these add 19 cycles to latency (which means that they are before the first loads or after the first FMA). Including those extra instructions only slightly changes  $P$  and  $Q$ .

The execution on the GTX 1080 reaches a peak at 4 wp / SM or 128 thds per SM, which is consistent with this.

## Comparison with a CC 3.5 Device

A similar analysis for the K20, a CC 3.5 device, finds 118 threads per SM are needed to saturate off-chip bandwidth. That is inconsistent with observed behavior where a configuration with 4 wps (128 threads) per SM yielded just 1/2 the performance of larger blocks. Inspection of the SASS code shows that dependent FMA instructions are closer together than  $L_F$  and so the latency of these instructions is exposed.

% Solution Calculations

% For a GTX 1080. SM: 20. Data 320.3 GB/s

% Clock: 1.73 GHz

% Theta\_IF = 128

% Theta\_IM = 64

% n\_IF\_1 = 16 \* 16 = 256

% n\_IM\_1 = 16 + 16 = 32

% Extra: 256 \* .2 = 51. Assume same thpt as IF

%

% N = 16

% Latency/iter: 400 + N<sup>2</sup> + N = 672 cyc = 388.4 ns

% Latency/iter (correct store II): 400 + N<sup>2</sup> + 2N = 688 cyc = 397.7 ns

% Data/iter: 4(16+16) = 128 B

% Theta\_M = 320.3 GB/s

% P = 320.3 GB/s 388.4 ns / 128 B = 971.9

% => 971.9 / 20 = 48.6 thds / SM

% Issue Time Ideal:

% 256/128 + 32 / 64 = 2.5 cyc

Example: MXV-LCS Kernel  $\gg$  Comparison with a CC 3.5 Device

```
% Q = 672 / 2.5 = 268.8 thds per SM

% Accounting for 1.2 I/op.
% Latency/iter:  $400 + N^2 + N + 19 = 691$  cyc = 399.4 ns
% P = 320.3 GB/s 399.4 ns / 128 = 999 = 50 thds / SM
% Issue Time based on 1.2 I/op (which is 51 insn total or 51-32= 19 non l/s)
%  $(256+19)/128 + 32/64 = 2.648$  cyc
% Q = 691 / 2.648 = 261 thds per SM

% For a GTX K20c. SM: 13. Data 208.0 GB/s
% Clock: .71 GHz
% Theta_IF = 128
% Theta_IM = 64

% n_IF_1 = 16 * 16 = 256
% n_IM_1 = 16 + 16 = 32
% Extra: 256 * .2 = 51. Assume same thpt as IF

%
% N = 16
% Latency/iter:  $400 + N^2 + N = 672$  cyc = 946.5 ns
% Data/iter:  $4(16+16) = 128$  B
% Theta_M = 208.0 GB/s
% P = 208.0 GB/s 946.5 ns / 128 B = 1538
% => 1538 / 13 = 118
% Issue Time Ideal:
```



Example: MXV-LCS Kernel  $\gg$  Comparison with a CC 3.5 Device

%  $256/128 + 32 / 64 = 2.5$  cyc

%  $Q = 672 / 2.5 = 268.8$  thds per SM

% Issue Time based on 1.2 I/op

%  $(256+51)/128 + 32/64 = 2.898$  cyc

%  $Q = 672 / 2.898 = 231.8$  thds per SM

Example: MXV-(LC)\*S Kernel

## Hand-Analyze a Less Efficient Matrix/Vector Kernel (MXV-(LC)\*S)

Note:  $MXV-(LC)*S \rightarrow \text{Matrix} \times \text{Vector}$ : Load, Compute, Load, Compute,  $\dots$ , Load, Compute, Store.

```
__global__ void mxv_o_lbuf() {
    const int tid = threadIdx.x + blockIdx.x * blockDim.x, num_threads = blockDim.x * gridDim.x;
    for ( int h=tid; h<d_app.num_vecs; h += num_threads ) {
        Elt_Type vout[M];
        for ( int r=0; r<M; r++ ) vout[r] = 0;
        for ( int c=0; c<N; c++ ) {
            const Elt_Type vin = d_app.d_in[ h * N + c ];
            for ( int r=0; r<M; r++ ) vout[r] += d_app.matrix[r][c] * vin;
        }
        for ( int r=0; r<M; r++ ) d_app.d_out[ h * M + r ] = vout[ r ];
    }
}
```

Assume (unrealistically) that compiler **does not** schedule (rearrange) instructions.

Difference with MXV-LCS (from previous example):

An input vector component is loaded and used immediately ...

... rather than loading all in local space and then using them.

This *exposes* load latency (a bad thing) ...

... but reduces the number of registers needed per thread (a good thing?).

Example: MXV-(LC)\*S Kernel  $\gg$  Goals

## Goals

Find the minimum number of threads based on data and instruction bandwidth.

We expect that more threads will be needed.

Compare analysis with measured results from a GTX 1080 (CC 6.1).

Determine if savings in number of registers makes up for need for more threads.

Example: MXV-(LC)\*S Kernel  $\gg$  Device Characteristics

## Device Characteristics

Use  $L_M = 400$  cyc for the latency of a load that misses all caches.

Use  $L_2 = 200$  cyc for the latency of a load that hits the level 2 cache.

Use  $L_F = 6$  cyc for instruction latency of non-memory instructions.

## Interaction with Level 2 Cache

The CUDA C code loads an element and uses it in  $M$  FMADD instructions, then loads the next element, etc. Using an element size of 4 bytes and a request or line size of 32 bytes, we would expect that  $\frac{1}{8}$  of the loads would miss the L2 cache and  $\frac{7}{8}$  would hit.

```
W0: [L  ]          F  F  ....  F  [L  ]          F  F  ....  F
    !--- L_m ----> ! -- M -----> !--- L_2 ----> ! -- M ----->
    ! <-- One occurrence -----> ! <-- 1st of 7 occur.-- -->
    ! <----- First of N occurrences ----->
```

Example: MXV-(LC)\*S Kernel  $\gg$  Interval Time

## Interval Time

The time for an iteration accounting for the loads and FMAs would be

$$\begin{aligned} L_{\iota}(K_1) &= [L_M + M + (L_2 + M) + \cdots + (L_2 + M)] + [L_M + \cdots \\ &= \frac{1}{8}NL_M + \frac{7}{8}NL_2 + NM. \end{aligned}$$

Assuming that the stores issue at one per cycle the total iteration time is

$$L_{\iota}(K_1) = \frac{1}{8}NL_M + \frac{7}{8}NL_2 + NM + M.$$

## Data Use Limits

The expressions for the amount of data and issue time are the same as those used in the MXV-LCS example.

Considering square matrices  $N = M$ :

$$\begin{aligned}
 P &= \Theta_M \frac{\left(\frac{1}{8}NL_M + \frac{7}{8}NL_2 + N^2 + N\right) \text{ cyc}}{8NB} \\
 &= \Theta_M \frac{\left(\frac{1}{8}L_M + \frac{7}{8}L_2 + N + 1\right) \text{ cyc}}{8B} \\
 &= 320.8 \text{ GB/s} \frac{\left(\frac{1}{8}400 + \frac{7}{8}200 + 16 + 1\right) \text{ cyc}}{8B} \\
 &= 5609.4
 \end{aligned}$$

This works out to 280 threads or 8 warps per SM.

That's substantially more but still easily attainable. That means the compiler can conserve per-thread registers. That doesn't save per-block registers because more threads per block are needed.

Example: mxv-o-per-thd

## Example: `mxv_o_per_thd`

Difference with MXV-(LC)\*S:

Each matrix/vector multiplication performed by  $M$  threads.

```
__global__ void mxv_o_per_thd() {
    const int tid = threadIdx.x + blockIdx.x * blockDim.x, num_threads = blockDim.x * gridDim.x;
    const int start = tid / M; // First vector number computed by this thread.
    const int r = tid % M;     // Vector element computed by this thread.

    for ( int h=start; h<d_app.num_vecs; h += num_threads / M ) {
        Elt_Type vout = 0;
        for ( int c=0; c<N; c++ ) vout += d_app.matrix[r][c] * d_app.d_in[ h * N + c ];
        d_app.d_out[ h * M + r ] = vout;
    }
}
```

Goals:

Show the number of threads needed as expressions.

Compare with measured values for a GTX 1080 CC 6.1 GPU.



Example: mxv-o-per-thd  $\gg$  Interval Latency

## Interval Latency

Consider an iteration of the h loop:

```
Elt_Type vout = 0;
for ( int c=0; c<N; c++ ) vout += d_app.matrix[r][c] * d_app.d_in[ h * N + c ];
d_app.d_out[ h * M + r ] = vout;
```

Assuming that the `c` loop is unrolled, there will be  $N$  loads followed by  $N$  FMA instructions. Notice that the  $N$  FMA instructions are dependent on each other (since they are adding to `vout`), so the iteration latency includes the load latency plus  $N$  FMA latencies, and one issue time for the store:

$$L_{\iota} = L_M + NL_F + 1.$$

Example: `mxv-o-per-thd`  $\gg$  Data Limit

## Data Limit

Each thread loads  $4N$  B of data, but because  $M$  threads are accessing the same data item the contribution of one thread to the amount of data accessed is

$$d_i = 4\left(\frac{N}{M} + 1\right) \text{ B},$$

or 8 B when  $N = M$  and assuming that the L2 cache is effective.

The number of threads to saturate latency is:

$$\begin{aligned} P &= \Theta_M \frac{L_M + N L_F + 1 \text{ cyc}}{8 \text{ B}} \\ &= 320.8 \text{ GB/s} \frac{(400 + 16 \times 6 + 1) \text{ cyc}}{8 \text{ B}} \\ &= 11502 \end{aligned}$$

This works out to 575 threads per SM or 18 warps per SM (remembering that a 1080 has 20 SMs).

The number of threads is consistent with the data from MXV-LCS in which performance improvement for `mxv\_o\_per\_thd` starts leveling off between 16 and 20 warps.

Iter Latency:

$$L_M + N L_f + 1$$

$$400 + 16 \times 6 + 1 = 497 \text{ cyc} = 287.3 \text{ ns}$$

Data: 8 B

$$P = 320.3 \text{ GB/s} \times 287.3 \text{ ns} / 8 \text{ B} = 11502 = 575 / \text{SM} = 18 \text{ wp} / \text{SM}$$

Example: mxv-o-per-thd  $\gg$  Data Limit

## References:

- [1] Eyerman, S., Eeckhout, L., Karkhanis, T., and Smith, J. E. A mechanistic performance model for superscalar out-of-order processors. *ACM Trans. Comput. Syst.* 27, 2 (May 2009), 3:1–3:37. <http://doi.acm.org/10.1145/1534909.1534910>.
- [2] Fields, B., Bodík, R., and Hill, M. D. Slack: Maximizing performance under technological constraints. In *Proceedings of the 29th Annual International Symposium on Computer Architecture* (USA, 2002), ISCA '02, IEEE Computer Society, p. 4758.
- [3] Fields, B. A., Bodik, R., Hill, M. D., and Newburn, C. J. Interaction cost and shotgun profiling. *ACM Trans. Archit. Code Optim.* 1, 3 (sep 2004), 272304. <https://doi.org/10.1145/1022969.1022971>.
- [4] Hong, S., and Kim, H. An analytical model for a GPU architecture with memory-level and thread-level parallelism awareness. In *Proceedings of the 36th Annual International Symposium on Computer Architecture* (New York, NY, USA, 2009), ISCA '09, ACM, pp. 152–163. <http://doi.acm.org/10.1145/1555754.1555775>.