Course Organization \gg Directory Information

EE 4720—Computer Architecture

URL: https://www.ece.lsu.edu/ee4720/

RSS: https://www.ece.lsu.edu/ee4720/rss_home.xml

Offered by: David M. Koppelman 3316R P. F. Taylor Hall, 578-5482, koppel@ece.lsu.edu, https://www.ece.lsu.edu/koppel Office Hours: Monday - Friday, 14:00-15:00.

Should already know: How to design a computer.

Will learn:

How to design a good computer.

Course Organization \gg Course Content

Prerequisites By Course:

EE 3752, Microprocessor Systems, and EE 3755, Computer Organization.

Prerequisites By Topic:

- Logic design.
- Computer organization.
- Assembly-language programming.

Optional Text

"Computer architecture, a quantitative approach," John L. Hennessy & David A. Patterson, or "Computer organization & design," David A. Patterson & John L. Hennessy.

Course Organization \gg Course Content

Course Content

Topics that cover modern general-purpose microprocessors:

- CPU pipelined implementations.
- Instruction set families: RISC (\leftarrow normal), CISC (\leftarrow old-fashioned), VLIW (\leftarrow still niche).
- Code optimization and performance.
- Benchmarks, and when to believe them.
- Implementing interrupts and floating point operations.
- Single-core parallelism: pipelining, superscalar, vector instructions.
- Basic parallel computer organizations: multi-core, cluster.
- Branch prediction and related techniques.
- Dynamic scheduling.
- Caches and memory.

Course Organization \gg Graded Material

Graded Material

Midterm Exam, 40%

Fifty minutes, closed book.

Final Exam, 40%

Two hours, closed book.

Yes, it's cumulative.

Homework, 20%

Written and computer assignments.

Lowest grade or unsubmitted assignment dropped.

Course Organization \gg Course Usefulness

Course Usefulness

Material in Course Needed For:

- $\circ\,$ General-purpose processor designers and testers.
- Special-purpose processor designers and testers.
- $\circ\,$ Compiler writers.
- Programmers of high-performance systems, including games, ML engines.
- Developing exploits for low-level vulnerabilities.
- Answering job interview questions.

Course Organization \gg Course Resources

Course Resources

- Slides and other material via https://www.ece.lsu.edu/ee4720/
- Web site also has homework assignments, exams, grades, and other material.
- Announcements are on course home page and available as a Web (RSS) Feed.

Instruction Set Architecture (ISA) Concept History

Key Concept: Split computer design into Architecture Design and Implementation.

Quick (and Temporary) Definitions

Instruction Set Architecture (ISA):

The Machine Language *Examples:* MIPS, Intel 64, Itanium, PowerPC.

Implementation:

The Chip Examples: Intel Core i7, Ryzen 5000, Cortex-X1 (Exynos 2100), Apple A15.

An ISA can have multiple implementations ...

... sometimes developed decades apart.

Instruction Set Architecture and Implementation \gg ISA Concept Development \gg Early Computer Design

Early Computer Design

ISA and Implementation not considered totally separate things.

Start with requirements. (E.g., Need division instructions.)

Develop processor hardware.

ISA is documentation of "implementation" (developed hardware).

Instruction Set Architecture and Implementation \gg ISA Concept Development \gg Early Computer Design

Issues Discovered by Early Computer Manufacturers

Realization that software development expensive & time-consuming.

Would like to offer past customers better machine that runs old software.

Engineers naïvely argue that to improve hardware need to break old software.

Marketing people rather not test customers' loyalty, and so say don't break sw.

Note: IBM is run by salesman.

Instruction Set Architecture and Implementation \gg ISA Concept Development \gg Modern ISA-then-Implementation Approach

Modern ISA-then-Implementation Approach

Concept of ISA as distinct from implementation ...

... crystallized by Amdahl, Blaauw, & Brooks [1] ...

 \ldots when developing the IBM System/360

IBM wanted to develop implementations for different market segments such as entry-level, mid-range, etc.

They wanted a customer who bought and wrote software for an entry-level machine to be able to upgrade to a mid-range machine ...

... and run their software unmodified.

They also wanted that customer's software to run unmodified on systems purchased years later.

To achieve this they carefully defined the System/360 ISA and made sure that all systems implemented this ISA.

System/360 developed in 1964 and its successors are still available even in the year 2021. Instruction Set Architecture and Implementation \gg Definitions

Instruction Set Architecture (ISA): Precise definition of computer's instructions and their effects.

It's all that programmer needs to program machine.

It's all that hardware designer needs to design machine.

Implementation: [of an ISA] (noun) Hardware that executes instructions defined by the ISA.

Microarchitecture: Organization and features used for an implementation.

ISA and implementation descriptions at https://www.ece.lsu.edu/ee4720/reference.html.

Instruction Set Architecture and Implementation \gg What a Typical ISA Defines

What a Typical ISA Defines

Instructions. (Operations, encoding, etc.)

Data Formats (Integer, Floating Point, Vector/Packed)

Registers and Memory Organization.

Interrupts, exceptions, and traps.

Implementation-Dependent Features. (Memory control, custom features.)

Instruction Set Architecture and Implementation \gg ISA Design Goals

ISA Design Goals

- Define what program is. (Instructions and their encodings.)
- Define what program will do. (Data types, operations.)
- Clearly distinguish defined, undefined, and implementation-dependent behavior.
- Enable good first implementation.

Easy.

• Enable good future implementations.

Requires foresight: See future needs and technology (e.g., gates).

Requires discipline: Sacrifice first-implementation performance.

And maybe foolishness: Insufficient first-implementation sales.

Examples of Bad (now) ISA Features

- $\circ~$ Undefined FP rounding behavior. System/360
- $\circ~$ Base + 16-Bit Offset Addressing. (IA-32)
- $\circ\,$ Not enough registers. (IA-32)
- Overly complex instructions. (VAX)

Bad features can be overcome by implementation... ... especially if engineering budget is very large. Some Architectures and their Implementations \gg IBM System/360

Some Architectures and their Implementations

Architecture: IBM System/360

Developed in 1964 for large business computers.

Designers appreciated and popularized the difference between ISA and implementation.

First planned family of computers.

Very successful, successor machines still in use under name z/Architecture.

First Implementations: Model 30, Model 75.

Recent Implementation: z15.

Some Architectures and their Implementations \gg DEC VAX

Architecture: DEC VAX

Developed by the Digital Equipment Corporation.

First implementation: VAX 11/780, introduced in 1978.

Came to dominate *minicomputer* market in 1980s.

Single-chip implementations were developed but not successful.

Later DEC developed the Alpha ISA, more suitable to 1990s technology.

Architecture: Intel IA-32 and Intel 64

Initially developed in 1978 for small systems.

First processor: 8086, implements small part of IA-32.

Major improvements in amount of memory addressable by subsequent chips, 80186, 80286 (1982).

The 80386 (1985) could host a modern 32-bit operating system.

Later chips implemented ISA extensions for multimedia and data movement and continued to incorporate microarchitectural innovations.

80486 (1989), Pentium (1992), Pentium Pro (1995), Pentium II (1997), Pentium III (1999), Pentium 4 (2000), Core Duo (2006), Core i7 6gen (2015), Core i9-9980XE (2018)...

Unlike System/360, the way it would be used was not forseen.

Includes unpopular features, such as small memory segments.

Nevertheless, implementations have competed well with modern ISAs.

Some Architectures and their Implementations \gg DEC Alpha

Architecture: DEC (then Compaq, now HP) Alpha

An example of a \underline{RISC} processor.

Designed for easy programming.

Designed for easy implementation.

RISC programs are larger than others, but run faster.

Developed for a 25-year lifetime.

First implementation: DECchip 21064 (1992).

Later implementations: 21264, 21364.

Implementations are usually the fastest processors.

Alas, Compaq plans to discontinue it.

Some Architectures and their Implementations \gg Intel Itanium

Architecture: *Itanium* (née IA-64)

First general purpose VLIW ISA.

ISA helps processor overcome problems in turn-of-the-century processors.

First implementation: Itanium (same name as architecture) (2000).

Radically different from other processors.

Did not succeed.

Architectures: ARMv7 and substantially different ARMv8

Designed for personal computers by Acorn Computers in mid 1980s.

Later became popular for embedded systems, and after that general use.

Two major variants: A32, A64.

A32 has many quirky features such as making PC an integer register.

A64 is more conventional and is being adopted in mass-market devices.

Still growing in popularity.

This Course

This Course

ISA Features and Families

Reference ISA: MIPS 32

Families: RISC, CISC, VLIW

Features: Common to the semi-exotic.

Specific: SPARC, RISC-V, IA-32/Intel 64, Itanium, VAX, PowerPC, ARM A64, etc.

Microarchitecture (Implementation Techniques)

Basic Pipelining

Deep Pipelining, Superscalar, VLIW, Multicore.

Branch Prediction

Dynamic Scheduling (Out-of-order execution.)

Memory and Caches

This Course

References:

 [1] Amdahl, G. M., Blaauw, G. A., and Brooks, F. P. Architecture of the IBM System/360. IBM J. Res. Dev. 8, 2 (Apr. 1964), 87101. https://doi.org/10.1147/rd.82.0087.