Name

## Computer Architecture LSU EE 4720 Midterm Solve-Home Examination Tuesday, 14 April 2020 to Friday, 17 April 2020 23:59 CDT

Work on this exam alone. Regular class resources, such as notes, papers, documentation, and code, can be used to find solutions. Do not discuss this exam with classmates or anyone else, except questions or concerns about problems should be directed to Dr. Koppelman.

- Problem 1 (15 pts)
- Problem 2 (25 pts)
- Problem 3 \_\_\_\_\_ (15 pts)
- Problem 4 (15 pts)
- Problem 5 (30 pts)
- Exam Total (100 pts)

Ś

 $r \ge 2 \,\mathrm{m} \quad \Rightarrow \quad R_e < 1$ 

Good Luck! Don't be Foolish!

Problem 1: [15 pts] The pipeline below is a slightly lower cost version of the bypassed MIPS implementation that we've been using. The cost saving is achieved by not allowing an instruction to use a bypassed value from both the ME and WB stage, the value must come from one stage or the other. Select inputs are shown for three of the re-done EX stage multiplexors, they are labeled A, B, and C. For this problem assume that they are connected to properly designed control logic.



(a) Show the values on the labeled select signals for an execution of the code below for those cycles in which an instruction below is in the EX stage. If the value on a select signal does not matter, show an X.

Show values of A, B, and C for when EX occupied by code below. Use X if value does not matter, blank when no insn in EX.

# add	Cycle r1, r2, r3	<mark>0</mark> IF	1 ID	2 EX	3 ME	4 WB	5	6
sub sw 1	r4, r5, r1 r6, 8(r1)		IF	ID IF	EX ID	ME EX	WB ME	WB
# A	Cycle	0	1	2	3	4	5	6
В								
C #	Cycle	0	1	2	3	4	5	6

(b) Show a code fragment that would stall on the implementation above but would not stall on our usual bypassed MIPS (which appears in Problem 3).

Code fragment that stalls on this implementation, but not our usual 5-stage MIPS.

Problem 2: [25 pts] Appearing below is the lower-cost MIPS implementation from the previous problem. Design the control logic specified below. The output of <u>rt is src</u> is 1 if the **rt** field of the instruction specifies a source value, as it does in most type R but only a few type I, such as **sw**. The Inkscape SVG source for the image below can be found at https://www.ece.lsu.edu/ee4720/2020/mt-p1.svg.

Design control logic for the labeled multiplexor select signals, A, B, and C.

Design control logic to generate a stall signal when a bypass would have been from both ME and WB.

Pay attention to the usual stuff: Cost and critical path. The stage that instructions are in when the select signals are computed and the stage in which they are used.





Problem 3: [15 pts] Show the execution of the code fragment below on the illustrated implementation.

Problem 4: [15 pts] The code fragment below runs inefficiently. Modify the code so that it runs faster on the implementation below. Instructions can be re-arranged, changed, or removed, and registers can be changed. Don't forget that the modified needs to do the same thing as the original code.



Re-write code so that it is faster but, of course, does the same thing as the original.

```
LOOP:

lw r1, 0(r2)
andi r1, r1, 0xff
addi r2, r2, 4
lw r3, 0(r2)
srl r3, r3, 24
add r9, r9, r1
add r9, r9, r3
addi r2, r2, 4
sub r8, r2, r11
bne r8, r0 LOOP
nop
```

Problem 5: [30 pts] Answer each question below.



(b) In typical practice a company decides upon an ISA, and then makes multiple implementations of that ISA. Let $H_I$ and $L_I$ be two implementations of ISA $I$ , $H_I$ is a high-end system and $L_I$ is low-cost. Let ISA $E$ (for expensive) be an ISA designed for high-end systems, and ISA $C$ (for cheap) be an ISA designed for low-cost systems, and let $H_E$ and $L_C$ be their implementations. All three ISAs and all four implementations were designed by skilled engineers with lots of resources.
Why might $H_E$ be better than $H_I$ and why might $L_C$ be better than $L_I$ ? The same reason should apply to both. The answer is related to the ISAs used for the implementations.
Even if $L_C$ is better than $L_I$ , why might a user still choose $L_I$ ?
(c) Consider the preparation of a set of SPECcpu results. For each item below indicate who is responsible, SPEC (the organization) or the tester. Also indicate what would be the problem if it were the other way around. For example, if you answered that SPEC chooses the benchmarks, then explain the disadvantage of having the tester choose the benchmarks.
Choose the benchmarks: $\bigcirc$ SPEC or $\bigcirc$ The Tester
Problem if it were the other way around:
Choose the benchmark input data: $\bigcirc$ SPEC or $\bigcirc$ The Tester
Problem if it were the other way around:
Choose the benchmark training data: $\bigcirc$ SPEC or $\bigcirc$ The Tester
Problem if it were the other way around:
Choose the compiler: $\bigcirc$ SPEC or $\bigcirc$ The Tester
Problem if it were the other way around:
Choose the compiler optimization flags: $\bigcirc$ SPEC or $\bigcirc$ The Tester
Problem if it were the other way around:

(d) The IA-32 ISA has	been described as Intel's golden h	andcuffs. Who slapped	on those handcuffs?	What
does the gold refer to?	What do the handcuffs refer to?	This was discussed in	class, but it is okay	to use
Web searches to answer	r this question.			

The reason for these handcuffs is:

They are golden because:

They are handcuffs (a restriction) because:

(e) Appearing below are some hypothetical instructions. Indicate whether each instruction is a better candidate for a RISC ISA or a CISC ISA. Explain why.

☐ Is the instruction below more
<pre>Is the instruction below more ORISC or OCISC like? Explain. lw r1, (r2+r3) # Load r1 = Mem[ r2 + r3 ]</pre>
Is the instruction below more ORISC or OCISC like? Explain. bgt r1, r2, TARG # Branch if r1 < r2
Is the instruction below more ORISC or OCISC like? Explain. add (r1), r2, (r3) # Mem[r1] = r2 + Mem[r3]