


WARNING: Problem 3 may be the hardest.

**Problem 1:** Note: The following problem was assigned in each of the last four years, and its solution is available. DO NOT look at the solution unless you are lost and can't get help elsewhere. Even in that case just glimpse. Appearing below are **incorrect** executions on the illustrated implementation. For each one explain why it is wrong and show the correct execution.



(a) Explain error and show correct execution.

```
# Cycle      0  1  2  3  4  5  6  7
lw r2, 0(r4)  IF ID EX ME WB
add r1, r2, r7  IF ID EX ME WB
```

(b) Explain error and show correct execution.

```
# Cycle      0  1  2  3  4  5  6  7
add r1, r2, r3  IF ID EX ME WB
lw r1, 0(r4)    IF ID -> EX ME WB
```


(c) Explain error and show correct execution.

```
# Cycle      0  1  2  3  4  5  6  7
add r1, r2, r3  IF ID EX ME WB
sw r1, 0(r4)    IF ID -> EX ME WB
```

(d) Explain error and show correct execution.

```
# Cycle      0  1  2  3  4  5  6  7
add r1, r2, r3  IF ID EX ME WB
xor r4, r1, r5  IF ----> ID EX ME WB
```

**Problem 2:** Appearing below is the labeled MIPS implementation from 2018 Midterm Exam Problem 2(b), and as in that problem each mux in the implementation below is labeled with a circled letter, and mux inputs are numbered. Some wires are colored to make them easier to follow. Write code sequences that use the mux inputs as requested below. Some code sequences may consist of a single instruction.



- (a) Use F0.
  
- (b) Use F0 and C3 at the same time. The code **should not** suffer a stall.
  
- (c) Explain why its impossible to use E0 and D0 at the same time.

**Problem 3:** Solve 2019 final exam Problem 5a, which asks that two MIPS assembly language routines be re-written to be correct given an accompanying C routine.