

(b) Modify the implementation for branch instructions. Use `BPcc` as an example. Be sure to make changes for computing the branch target.

Show changes in the hardware to generate the target address. Remove the unneeded MIPS branch comparison hardware and add a `CC` register.

(c) Modify the implementation for load and store instructions. Use `LDUW` and `STW` as examples.

Show changes in the format immediate unit, and make sure that it can handle both `ADD` and loads and stores.

Problem 2: Section 1.3.1 of the SPARC JPS1 lists features of the ISA.

(a) Indicate which features are typical RISC features and which features are not.

(b) One feature is “Branch elimination instructions” Provide an example of how such an instruction can be used to eliminate a branch.