


Problem 1: The MIPS code below executes on the illustrated implementation. The loop iterates for many cycles. The register file bypasses data from the write ports to the read port in the same cycle.



```

lw r1, -6(r3)

lw r5, -2(r3)
LOOP:
add r5, r5, r1

lw r1, 2(r3)

bneq r3, r4, LOOP

addi r3, r3, 4

jr r31


sw r5, 0(r6)
    
```

(a) Show the execution of the code above on the illustrated implementation up to and including the first instruction of the third iteration (that is, the third time that the add instructions is fetched).

- Carefully check the code for dependencies.
- Be sure to stall when necessary.
- Pay careful attention to the timing of the fetch of the branch target.

(b) Compute the CPI for a large number of iterations.

Problem 2: Appearing below are **incorrect** executions on the illustrated implementation. For each one explain why it is wrong and show the correct execution.



(a) Explain error and show correct execution.

```

LOOP: # Cycles    0  1  2  3  4  5  6  7
lw r2, 0(r4)     IF ID EX ME WB
add r1, r2, r7   IF ID EX ME WB
LOOP: # Cycles    0  1  2  3  4  5  6  7

```

(b) Explain error and show correct execution.

```

LOOP: # Cycles    0  1  2  3  4  5  6  7
add r1, r2, r3   IF ID EX ME WB
lw r1, 0(r4)     IF ID -> EX ME WB
LOOP: # Cycles    0  1  2  3  4  5  6  7

```

(c) Explain error and show correct execution.

```

LOOP: # Cycles    0  1  2  3  4  5  6  7
add r1, r2, r3   IF ID EX ME WB
sw r1, 0(r4)     IF ID -> EX ME WB
LOOP: # Cycles    0  1  2  3  4  5  6  7

```

(d) Explain error and show correct execution.

```

LOOP: # Cycles    0  1  2  3  4  5  6  7
add r1, r2, r3   IF ID EX ME WB
xor r4, r1, r5   IF ----> ID EX ME WB
LOOP: # Cycles    0  1  2  3  4  5  6  7

```