LSU EE 4720

Homework 5

Problem 1: In the following execution of MIPS code the *lw* instruction raises a *TLB* miss exception and the handler is called. A TLB miss is not an error, it indicates that the TLB needs to be updated, which is what the handler will do.

Execution is shown up to the first instruction of the handler. Alert students will recognize that there is something wrong in the execution below: it shows the execution of a deferred exception for an instruction, the lw, that should raise a precise exception.

```
2 3 4 5 6 7 8 9
# Cycle
                  1
               0
 sh r1, 0(r3)
               IF ID EX ME WB
lw r1, 0(r2)
                  IF ID EX M*x
 addi r2, r2, 4
                     IF ID EX ME WB
 sw r7, 0(r8)
                        IF ID EX ME WB
 and r4, r1, r6
                           IF ID EX ME WB
 or r10, r11, r12
HANDLER:
# Cycle
                        3
                           4
                              5
               0
                  1
                     2
                                 6
                                   7
                                       8
                                          9
 sw r31,0x100(r0)
                              IF ID EX ME WB
 ... # Additional handler code here.
 eret
```

(a) Show the execution of the **eret** instruction and the instructions that execute after the **eret**. Assume that **eret** reaches IF in cycle number 100. The execution should be for a deferred exception, even though memory instruction exceptions should be—must be—precise. A correct solution to this part will result in incorrect execution of the code.

(b) Suppose the execution above is for a computer on Mars, meaning that there is no fast or cheap way of replacing the hardware, and there is no way to turn on precise exceptions for the 1w. Happily, it is possible to re-write the handler. Explain what the handler would have to do so that the code above executes correctly. The handler will know the address of the faulting instruction. Optional: explain why the sw r7 is nothing to worry about, at least in the execution above.

(c) Show the execution of the code above, but this time for a system in which lw raises a precise exception. Start at cycle 0 with the sh instruction, and have the lw raising once again a TLB miss exception. The execution should be in two parts, first from the sh up to the first instruction of the handler, then jump ahead to cycle 100 with eret in IF and continue with whatever instructions remain.

Problem 2: Solve Spring 2012 Final Exam Problem 2, which asks for the execution of MIPS floating-point instructions on our FP implementation.

Problem 3: Solve Spring 2012 Final Exam Problem 1 (yes, this is out of order). In this problem parts of the FP multiply unit are used to implement the MIPS integer mul instruction. Note that the mul writes integer registers, unlike mult which writes the hi and lo registers. In other words, do not use hi and lo registers in your solution.