## EE 4720 Homework 5 solution Due: 5 December 2001

**Problem 1:** An ISA has a character size of c = 9 bits (one more than most other ISA's!) and a 30-bit address space (A). An implementation has a bus width of w = 72 bits and has no cache. Show how  $2^{20} \times 36$  memory devices can be connected to implement the entire address space for this implementation. Show only the connections needed for loads. Show the alignment network as a box. Label inputs and outputs and be sure to specify which address bits are being used. The solution will require many memory devices so use ellipses  $(\cdots)$  between the first and last of a large group of items.

See the figure below. The 128-input multiplexor is a bit large for a real system. When one of that many inputs need to be selected a bus would be used, and perhaps several levels of selection.



**Problem 2:** The program below computes the sum of an array of doubles and also computes the sum of the characters in the array. The system uses a direct-mapped cache consisting of 1024 lines with a line size of 256 bits.

```
void p3(double *dstart, double *dend)
ſ
                       = 0.0;
  double dsum
  int csum
                       = 0;
  double *d
                       = dstart;
                                                // sizeof(double) = 8 characters
                       = (unsigned char *) dstart;
                                                        // A character is 8 bits.
  unsigned char *c
  unsigned char *cend = (unsigned char *) dend;
  int dlength
                       = dend - d;
  int clength
                       = cend - c;
 while( d < dend ) dsum += *d++;</pre>
  if( ! LAST_PART ) flush_the_cache(); // Removes all data from the cache.
  while( c < cend ) csum += *c++;</pre>
}
```

When the procedure is called none of the data in the array is cached. When answering the questions below consider only memory accesses needed for the array (double or character). Assume that the number of iterations is some convenient number, except zero of course.

Note: Though they both access the same amount of data the number of iterations of the two loops are different. The first while loop is equivalent to: for(i=0; i<dlength; i++) dsum = dsum + dstart[i];

(a) What is the hit ratio for the first while loop? Assuming the cache is flushed (emptied) between the two while loops, what is the hit ratio for the second while loop?

Line size is 256 bits, which is  $\frac{256}{8} = 32$  characters or  $\frac{32}{8} = 4$  doubles. The first loop sequentially loads doubles; the first access to a double on a line will miss, the next three will hit, and so on. The hit ratio for the first loop is thus  $\frac{3}{4} = .75$ . The second loop sequentially loads characters, the first access to a character on a line will miss, the subsequent 31 will hit, followed by 1 miss, etc. The hit ratio is thus  $\frac{31}{32} = .96875$ .

(b) Consider a single-issue (one-way) statically scheduled system in which the pipeline stalls on a cache miss. The cache miss delay is 1000 cycles. Roughly how does the time needed to execute the two loops compare? Assume that when there's a cache hit the time needed for one iteration is the same for both loops.

The first loop iterates dlength times, and so it will encounter  $\frac{1}{4}$  dlength misses. The total time waiting for misses will be  $1000\frac{1}{4}$  dlength cycles.

The second loop iterates clength times, and so it will encounter  $\frac{1}{32}$  clength misses. The total time waiting for misses will be  $1000\frac{1}{32}$  clength cycles.

Though there is no way to determine how large dlength and clength are from the code above there relative sizes can be determined: clength = 8dlength, because a double is eight characters.

Substituting, the second loop spends  $1000\frac{1}{32}$ 8dlength cycles waiting for misses, the same as the first loop.

Assuming the time needed to execute instructions is small compared to the time spent waiting for misses, the two loops take about the same amount of time.

(c) Consider a single-issue (one-way) dynamically scheduled system with perfect branch and branch target prediction, a non-blocking cache, and a reorder buffer that can hold sixteen iterations of the while loops. The miss delay is still 1000 cycles however assume that for cache misses there is an initiation interval of one cycle so that the data for misses at t = 0 and t = 1 will arrive at t = 1000 and t = 1001, respectively. Now how do the two loops compare?

Sixteen iterations of the first loop covers four lines. When the ROB fills the cache will be working on four misses, the system will stall for a bit less than 1000 cycles, the sixteen iterations will finish and the ROB will fill with the next 16 iterations. The total time spent waiting for misses here is about  $1000\frac{1}{16}$  dlength cycles, about one quarter the time in the statically scheduled system.

When the second loop encounters a miss the ROB will fill with the next 15 iterations, all of which access the line that has missed. As a result the cache will be working on only one miss at a time. The total time spent waiting for misses is therefore unchanged and so the first loop is about four times faster than the second.

(d) Suppose the cache is *not* flushed before the second while loop executes. What is the smallest value of dlength (dee, not cee) for which the hit ratio of the second loop is less than 1.0?

Since both loops access the same data, the second loop can potentially have a 100% hit ratio. The hit ratio of the second loop is less than 100% when a later iteration of the first loop replaces data brought in by an earlier iteration.

The cache capacity is  $1024 \times 32 = 2^{10+5} = 2^{15}$  characters. The corresponding number of doubles is  $\frac{1}{8}2^{15} = 2^{-3}2^{15} = 2^{12}$ . If dlength =  $2^{12} + 1$  the last iteration of the first loop would replace the line in the cache loaded on the first iteration. As a result, the first iteration of the second loop would miss. (Were dlength =  $2^{12}$  the second loop would not miss.)

**Problem 3:** The SPARC V9 program below adds an array of integers. (See http://www.ece.lsu.edu/ee4720/samv9.pdf for a description of SPARC V9.) Except for prefetch these instructions (or similar ones) have been covered before. The prefetch instruction is used to avoid the type of cache misses suffered by the program in the previous problem. It is like a nop in that it does not modify registers or memory, however like a load instruction, it moves data into the cache. As used below it will fetch data that will be needed ten iterations later. The data will be moved in to the cache (if not already present) but not in to a register. Ten iterations later the ldx instruction will move the data in to register %12. Unlike loads, prefetch instructions never raise an exception. If the address is invalid or there is another problem the prefetch instruction does nothing, so there is no danger in prefetching, say, past the end of an array.

Unlike for a load that misses the cache, a statically scheduled processor would not stall on a prefetch miss. (There'd be no point in that!)

! Reminder: In SPARC assembler the destination register is on the right side. LOOP:

| ldx [%11], %12       | ! Load extended word (64 bits, same size as reg)   |
|----------------------|--|
| prefetch [80+%11], 1 | ! Prefetch from address 40+%11, type 1             |
| add %11, 8, %11      |  |
| subcc %14, %11, %g0  | ! %g0 = %14 - %11. (%g0 is zero register.) Set cc. |
| bpg LOOP,pt          | ! Branch if condition code >0, predict taken       |
| add %13, %12, %13    | ! Branch delay slot.                               |

(a) In the code above the prefetch *distance* is ten iterations. What is the problem with the distance being too large or too small?

If the distance is too low the data will arrive after it's needed. (The goal is to get it before it's needed.) There will be a miss, but the miss delay will not be as long because the data is on its way. If the distance is too large the prefetched data may be replaced before its accessed. The data would arrive in the cache and would have to wait a long time before being accessed. In that time the data can be replaced because of a miss with the same index (but a different tag).

(b) Suppose SPARC V9 did not have a prefetch instruction. Explain how ldxa could be used as a prefetch. Show a replacement for prefetch in the program above.

The ldxa and similar instructions include an address space identifier (ASI) which specifies which address space to load or store from. The ASI can be specified with an immediate or the %asi register. See the architecture manual. Normal loads and stores use the ASI\_PRIMARY address space. ldxa lets you specify a different one. A load from a particular address in two different address spaces may load from two different memory locations or may load the same memory location in different ways. For example, an ordinary load of an address, ldx [%11], %12, would load an integer using big-endian ordering. But a load to the same address using the ASI\_PRIMARY\_LITTLE, ldxa [%11] ASI\_PRIMARY\_LITTLE, %12 loads an integer using little-endian ordering. Table 12 in the architecture manual lists some of the address spaces.

Hint: Think about the destination register and the ASI.

One of the alternate address spaces allows a load from the primary address space without risking faults. To prefetch use one of those loads and put the data in the zero register, g0.

ldxa [80+%11], ASI\_PRIMARY\_NOFAULT, %g0