Name _____

Computer Architecture EE 4720 Final Examination

11 December 2001, 7:30-9:30 CST

Problem 1 _____ (20 pts)

- Problem 2 _____ (20 pts)
- Problem 3 _____ (20 pts)
- Problem 4 _____ (40 pts)

Exam Total _____ (100 pts)

Alias

Good Luck!

Problem 1: The code fragment below executes as shown on a single-issue dynamically scheduled system using a physical register file (Method 3). Initially register f0 contains a 0, f2 contains a 0.2, and f4 contains a 0.4. The value computed by each instruction is shown near the right margin. (20 pts) Show where each instruction commits. Complete the ID- and commit-stage register map tables. Complete the physical register file table. Be sure to show the initial values for f0, f2, and f4 in the register maps and the register file. In the physical register file use a [to indicate when a register is removed from the free list and use a] to indicate when it's put back. 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 !Cycle A1 A2 WB addd f0, f0, f2 IF ID Q (.2)addd f4, f2, f4 IF ID Q A1 A2 WB (.6)addd f2, f0, f8 IF ID Q A1 A2 WB (1.)addd f0, f4, f8 IF ID Q A1 A2 WB (1.4)addd f4, f2, f8 IF ID Q A1 A2 WB (1.8)!Cycle 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 0 1 ID Register Map: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 fO f2 f4 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 Commit Reg Map: fO f2 f4 Physical Reg File: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 0 0 .2 1 2 .4 3 4 !Cycle 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 5 6 7 8 9 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 !Cycle

Problem 2: The code fragment below executes on three different systems, I, L, and G, each using a different branch predictor:

I: One-level predictor, 2¹⁶-entry BHT. L: Sixteen-bit (two-level) local history. G: Sixteen-bit (two-level) gshare.

In the spaces provided below show the accuracy of, and the number of entries used by, the indicated branch on the indicated system. The accuracy and number of entries should be after warmup. The number of entries used for the gshare scheme can be approximate. If there is more than one table, show the number of entries in each table separately.(20 pts)

| B1 on I: Accuracy: | Entries: |
|--------------------|----------|
| B2 on I: Accuracy: | Entries: |
| B3 on I: Accuracy: | Entries: |
| B1 on L: Accuracy: | Entries: |
| B2 on L: Accuracy: | Entries: |
| B3 on L: Accuracy: | Entries: |
| B1 on G: Accuracy: | Entries: |
| B2 on G: Accuracy: | Entries: |
| B3 on G: Accuracy: | Entries: |

BIGLOOP:

```
LOOP2: ! Iterates 100 times

! Random, 0 or 1

lw r1, 0(r2)

addi r2, r2, #4

B1: bnez r1, SKIP1

add r10, r10, r11

SKIP1:

sub r3, r2, r12

B2: bnez r3, LOOP2

addi r1, r0, #3

LOOP3:

subi r1, r1, #1

B3: bnez r1, LOOP3
```

```
j BIGLOOP
```

Problem 3: The diagram below is for an 8 MiB $(2^{23}$ byte) set-associative cache for a system with 8-bit (how ordinary) characters.

(a) Answer the following, formulæ are fine as long as they consist of literals and grade-time constants. (10 pts)



Fill in the blanks in the diagram.

Associativity:

Line Size (Indicate Unit!):

Memory Needed to Implement (Indicate Unit!):

Show the bit categorization for a direct mapped cache with the same capacity and line size.

| Addrogge | | |
|----------|--|--|
| Address. | | |
| | | |

Problem 3, continued: Continue to use the set-associative cache from the previous part. When the code below starts running the cache is empty. Consider only accesses to the array.

```
double *d = 0x100000; // sizeof(double) = 8 characters
double sum;
int i;
int ISTRIDE = 1;
int ILIMIT = 64;
for(i=0; i<ILIMIT; i++)
  sum += d[ ISTRIDE * i ];</pre>
```

(b) Answer the following. (10 pts)

What is the hit ratio for the program above?

Modify ISTRIDE and ILIMIT so that the cache, which remember is set-associative, is completely filled with the minimum number of accesses.

Problem 4: Answer each question below.

(a) The contents of the load/store queue in a dynamically scheduled system is shown below for t = 4720. At this particular time the cache is empty, but with a load/store queue full of instructions it won't be empty for long. The instruction in entry L0 is the oldest.

The EA field indicates the effective address, a #1 in this field indicates that the effective address cannot be computed until the instruction in ROB entry #1 (not shown) completes. It completes at t = 7700.

The Data field indicates the data that will be written by the store instruction in the entry.

The cache is nonblocking and the load/store queue can process an unlimited number of instructions per cycle.

(5 pts) For each load instruction at t = 4721 if it's complete show what data it has loaded otherwise indicate the first thing it's waiting for.

| | Туре | EA | Data | Data | loaded | or | reason | for | waiting. |
|-----|-------|--------|------|------|--------|----|--------|-----|----------|
| L8: | load | #1 | | | | | | | |
| L7: | load | 0x1000 | | | | | | | |
| L6: | store | 0x2000 | 66 | | | | | | |
| L5: | store | 0x1000 | 55 | | | | | | |
| L4: | load | 0x1000 | | | | | | | |
| L3: | store | #1 | 33 | | | | | | |
| L2: | store | 0x1000 | 22 | | | | | | |
| L1: | load | 0x2000 | | | | | | | |
| LO: | load | 0x1000 | | | | | | | |

 $\left(b\right)$ The exception recovery mechanism in the R10000 does not need a commit map, the one in Method 3 does.

(5 pts) But the R10000 takes longer to recover. Why does it take longer and how much longer does it take?

(c) In some schemes for recovering from branch mispredictions on dynamically scheduled systems recovery can start at completion rather than waiting for commitment.

(5 pts) What additional hardware is needed for this? How is it used?

(d)

(5 pts) Show how bits are categorized in a real address and a physical address in a system with a 64-bit virtual address space, a 40-bit real address space and 2^{14} -character pages.

(e) Connections for the ${\tt jr}$ instruction are omitted from the pipeline below.

(5 pts) Add them.

Γ



(5 pts) Show a pipeline execution diagram for the code below consistent with the modified hardware above.

slli r10, r1, 2
addi r10, r10, r2
lw r10, 0(r10)
jr r10
TARG: !Target of jr.
add r20, r21, r22

(f) Here are the IA-64 instructions used in the solution to Homework 3: ld1 (load byte), cmp.eq (compare equal), cmp.le (compare less than or equal), cmp.gt (compare greater than), add (add of course), st1 (store byte), and br (branch).

(5 pts) Convert the DLX code below to IA-64, be sure to use predicated instructions.

Show the stops.

sle r1, r2, r3
beqz r1, SKIP
add r10, r10, r11
j CONT
SKIP:
sub r12, r12, r13
CONT:
add r14, r12, r10

(5 pts) Besides needing fewer instructions, how does predication speed execution? (Not necessarily in IA-64 implementations.) Modify the DLX program (without changing the branch and jump) so that predication would be less useful.

sle r1, r2, r3
beqz r1, SKIP
add r10, r10, r11
j CONT
SKIP:
sub r12, r12, r13
CONT:
add r14, r12, r10