EE 4720

Problem 1: Complete a pipeline execution diagram for the following code running on a two-way statically scheduled superscalar processor. Show execution until the second fetch of the first add. The processor fetches instructions in aligned groups and is fully bypassed. The branch will be taken. There is no branch prediction hardware.

What is the CPI for a large number of iterations?

```
! Solution
LOOP: ! LOOP = 0x1004
 ! Cycle
                 0 1 2 3 4 5 6 7 8 9 10 11
add r1, r2, r3
                 IF ID EX ME WB
                                            IF ID
                    IF ID EX ME WB
add r4, r5, r6
 add r9, r4, r7
                    IF ID -> EX ME WB
lw r10, 0(r4)
                       IF -> ID EX ME WB
 add r11, r11, r10
                       IF -> ID ----> EX ME WB
 or r12, r11, r13
                              IF ----> ID EX ME WB
xor r15, r16, r17
                             IF ----> ID EX ME WB
 bnez r10, LOOP
                                       IF ID EX ME WB
```

The CPI for a large number of iterations is $\frac{9}{8}$.

Problem 2: Schedule the code from the problem above so that it executes efficiently. The solution can contain added **nop** instructions. Do not try to unroll the loop. A correct solution contains two stalls plus the branch delay.

Now what is the CPI for a large number of iterations? ! Solution nop ! nop inserted to align first and last loop instructions. LOOP: ! LOOP = 0x1008! Cycle 0 1 2 3 4 5 6 7 8 9 10 11 IF ID EX ME WB add r4, r5, r6 IF ID EX IF ID EX ME WB IF ID EX add r1, r2, r3 add r9, r4, r7 IF ID EX ME WB IF ID IF ID EX ME WB lw r10, 0(r4) IF ID add r11, r11, r10 IF ID -> EX ME WB xor r15, r16, r17 IF ID -> EX ME WB or r12, r11, r13 IF -> ID EX ME WB bnez r10, LOOP IF -> ID EX ME WB The CPI for a large number of iterations is $\frac{6}{8} = 0.75$.

Problem 3: Show the execution of the code from Problem 1 on a two-way superscalar dynamically scheduled machine using Method 1. The number of reservation stations, functional units, and reorder buffer entries is unlimited. Do not show reservation station numbers or reorder buffer entry numbers in the diagram. Do show where instructions commit. Assume that the machine has perfect branch and branch target prediction and so a branch target will be fetched when the branch is in ID. Complete the diagram to the point where all instructions in the first iteration commit, showing what happens to instructions in the second iteration up to that point.

Now what is the CPI for a large number of iterations?

uuu 11, 12	, 10 11	тD					тD	111	11 D	0	
add r4, r5	, r6	IF	ID	ЕΧ	WC		IF	ID	ЕΧ	WB	С
add r9, r4	, r7	IF	ID	RS	ЕΧ	WC					
							IF	ID	ЕΧ	WB	С
lw r10, 0	(r4)		IF	ID	L1	L2	WC				
								IF	ID	L1	L2
add r11, ri	1, r10		IF	ID	RS		ΕX	WC			
								IF	ID	RS	
or r12, r1	11, r13			IF	ID	RS		ЕX	WC		
									IF	ID	RS
xor r15, r1	l6, r17			IF	ID	ΕX	WB		С		
									IF	ID	EX
bnez r10, LOOP				IF	ID	В	WB		С		
										IF	ID

Because the iterations starting at cycles 5 and 10 start the same way (with corresponding previous instructions being in the same stages of execution) following iterations will take the same number of cycles and so the second (or any following) iteration (starting at cycle 5) can be used to compute the CPI. The CPI is $\frac{5}{8}$.

More problems on the next page.

Problem 4: Convert the code below to VLIW DLX as described in the notes. The maximum lookahead value is 15, use that for bundles that do not modify any registers. Set the lookahead values and serial bits for maximum performance. (The lookahead values will mostly be small.) How would a modification of the end-of-loop test improve performance on a VLIW implementation?

j TEST LOOP: lw r1, 0(r10) lw r2, 4(r10) lw r3, 8(r10) lw r4, 12(r10) andi r1, r1, #15 andi r2, r2, #15 andi r3, r3, #15 andi r4, r4, #15 sw 0(r10), r1 sw 4(r10), r2 sw 8(r10), r3 sw 12(r10), r4 addi r10, r10, #16 TEST: slt r11, r10, r12 bnez r11, LOOP ! Solution { s 15 j TEST nop nop } LOOP: { p 0 lw r1, 0(r10) lw r2, 4(r10) lw r3, 8(r10) } { p 0 lw r4, 12(r10) andi r1, r1, #15 andi r2, r2, #15 } { p 0 andi r3, r3, #15 andi r4, r4, #15 sw 0(r10), r1 } { p 15 sw 4(r10), r2 sw 8(r10), r3 sw 12(r10), r4 }

```
{ p 0
addi r10, r10, #16
nop
nop
}
TEST:
{ s 15
slt r11, r10, r12
bnez r11, LOOP
nop
}
! Assuming that r11 not referenced on fall-through path.
```

Problem 5: Insert the minimum number of IA-64-style stops in the DLX code below. Do not convert the instructions themselves to IA-64, just insert the stops.

The material on stops was covered in class and will be in the notes. A primary reference is Appendix A of the IA-64 Application Developer's Architecture Guide, available at http://developer.intel.com/design/ia64/downloads/adag.pdf. Appendix A describes how stops affect the execution of code.

```
j TEST
LOOP:
 lw r1, 0(r10)
 lw r2, 4(r10)
 lw r3, 8(r10)
 lw r4, 12(r10)
 andi r1, r1, #15
 andi r2, r2, #15
 andi r3, r3, #15
 andi r4, r4, #15
 sw 0(r10), r1
 sw 4(r10), r2
 sw 8(r10), r3
 sw 12(r10), r4
 addi r10, r10, #16
TEST:
 slt r11, r10, r12
 bnez r11, LOOP
 ! Solution
 j TEST
LOOP:
lw r1, 0(r10)
lw r2, 4(r10)
lw r3, 8(r10)
lw r4, 12(r10)
                 ;;
andi r1, r1, #15
andi r2, r2, #15
 andi r3, r3, #15
andi r4, r4, #15 ;;
sw 0(r10), r1
 sw 4(r10), r2
 sw 8(r10), r3
sw 12(r10), r4
addi r10, r10, #16 ;;
TEST:
 slt r11, r10, r12 ;;
bnez r11, LOOP
```