

Name Solution_____

Computer Architecture
EE 4720
Final Examination
8 December 2000, 12:30–14:30 CST

Modified

Problem 1 _____ (20 pts)
Problem 2 _____ (14 pts)
Problem 3 _____ (20 pts)
Problem 4 _____ (17 pts)
Problem 5 _____ (29 pts)

Alias Solution!!!_____

Exam Total _____ (100 pts)

Good Luck!

Problem 1: New DLX instruction `jalr.safe` is like a `jalr` instruction except that it automatically returns after a certain number of instructions in the called routine have been executed. Suppose `r1` contains `0x1000` and `r2` contains `23` when `jalr.safe r1, r2` is executed. Execution would jump to address `0x1000` and `PC+4` would be saved in `r31`. Nothing special happens if a `jr r31` (a return) is executed within `23` instructions. If after `23` instructions a return is not executed control will automatically return to the instruction following `jalr.safe`. When `jalr.safe` is used the called procedure cannot call another procedure.

Note: The `jalr.safe` instruction might be used in time-critical systems to prevent a procedure from taking too long (though it would probably be better to base the automatic return on time rather than an instruction count). A procedure called using `jalr.safe` might compute a rough estimate of a return value first, then start working on an accurate return value. If it returned automatically the rough value would be used.

The instruction would be “safe” if used properly but if used improperly would be very dangerous. Any procedure called with `jalr.safe` must be written so that it could return any time. Otherwise, data structures might be left half-updated, code accessing them later might execute incorrectly.

Real systems using *watchdog timers* rather than instructions like `jalr.safe`. A calling procedure would set a timer (sort of like an alarm clock) to expire after the called procedure was supposed to return. If the called procedure return on time the timer is cancelled. Otherwise the timer expires and a timer-expiration interrupt handler is called. That handler might terminate the overdue procedure.

(a)

(5 pts) Show how `jalr.safe` might best be coded.

A good coding is one that is similar to the coding of existing instructions. Since `jalr.safe` is similar to `jalr` it would be best to use the same instruction type as `jalr`, if possible. The `jalr` instruction uses one source register, `jalr.safe` uses two. This can be accommodated in the type I coding used by `jalr` by using the `rd` field as the second source.

(b) Modify the pipeline on the next page so that it executes the `jalr.safe` instruction.

- The output of the `Live` box is 1 if the corresponding stage contains a non-squashed instruction that will advance to the next stage in the next cycle. (The instruction is neither squashed nor stalled.)
- `=Ret` can be used for detecting return instructions, `=jalr.safe` for `jalr.safe` instructions, etc.


Continued on next page.

Problem 1, continued:

- ✓ (7 pts) Show the hardware needed to properly save the automatic return address and count. (For the automatic return address do not use the contents of r31, instead add a register for this address.)
- ✓ (2 pts) Base the return on the number of instructions that will complete, squashed instructions should not be counted.
- ✓ (2 pts) Make sure `jalr.safe` can be squashed before it sets a return address.
- ✓ (2 pts) Generate a signal named **Auto Return**, it shall be true when there is to be an automatic return and false other times.
- ✓ (2 pts) Explain what the controller must do when **Auto Return** is asserted.

The modifications appear in red below. When **Auto Return** is asserted instructions in IF, ID, and EX are squashed and new input to the PC mux is selected.

Since the added hardware is in the MEM stage `jalr.safe` can be squashed. (If it were in the ID stage, for example, it might set a return address before being squashed in the EX stage by an instruction in the MEM stage.)



Problem 2: The programs below run on statically and dynamically scheduled systems. All systems are single issue (not superscalar), have perfect branch prediction, have an unlimited number of functional units, and use non-blocking caches. The programs run for a large number of iterations, and the first `lw` in **every** iteration will miss the cache. On a cache miss data arrives 10 cycles after `MEM` or `L2` is entered. The line size is 1024 characters.

```

! Program 1
LOOP:
  lw  r1, 0(r2)
  addi r2, r2, #1024
  add  r3, r3, r1
  bneq r1, LOOP

! Program 2
LOOP:
  lw  r1, 0(r2)
  lw  r2, 4(r2)
  add  r3, r3, r1
  bneq r1, LOOP

```

(a) Suppose the programs were are run on a statically scheduled machine and loop unrolling was being considered. *Note: The following important point was not included in the 2000 final exam.* The statically scheduled machine treats load misses like floating-point operations: it allows them to complete out of order if there are no name or data dependencies with following instructions.

(1 pts) For a statically scheduled system applying loop unrolling to Program 1 would improve performance:
 (a) by a large amount; (b) by a small amount; (c) not at all; (d) none of the above.

(1 pts) For a statically scheduled system applying loop unrolling to Program 2 would improve performance:
 (a) by a large amount; (b) by a small amount; (c) not at all; (d) I do not wish to reveal my intent.

(5 pts) Explain the two answers above. In particular explain, if appropriate, why loop unrolling is more effective on one program than the other.

Program 1 can easily be unrolled. Without loop unrolling the processor would have to suffer one miss at a time, so the execution time is at least the number of iterations times the miss delay. In the unrolled loop there can be several misses being serviced in parallel (since the cache is nonblocking), so the execution time is roughly the number of iterations in the unrolled loop times the miss delay. The number of iterations in the unrolled loop is the number of iterations in the original loop divided by the degree of unrolling, so the execution time is a lot lower.

In program 2 the data to fetch on one iteration depends on the data fetched in the previous iteration so it cannot be unrolled.

(b) Suppose the programs were to be run as is (not unrolled).

(1 pts) Compared to a statically scheduled machine, a dynamically scheduled machine would run Program 1: (a) much faster; (b) slightly faster; (c) about the same speed; (d) dimple.

(1 pts) Compared to a statically scheduled machine, a dynamically scheduled machine would run Program 2: (a) much faster; (b) slightly faster; (c) about the same speed; (d) I assume that if my answer below is correct points will not be deducted for this choice.

(5 pts) Explain the two answers above. In particular explain, if appropriate, why the dynamically scheduled machine is more effective on one program than the other.

With dynamic scheduling several loads in program 1 can be active at once, and so execution time will be greatly reduced.

There is little dynamic scheduling can do for program 2 for the same reason it could not be unrolled.

Problem 3: The code below executes on a dynamically scheduled system with branch prediction but without branch target prediction. The branch is predicted taken but it ultimately is not taken. The processor is single-issue (not superscalar) but, conveniently, has an unlimited number of functional units and can handle any number of write-backs per cycle. At most one instruction per cycle can be committed.

(a) The code below executes on such a machine in which the register map is **not** backed up when branches are decoded. Registers are intentionally omitted from the last three instructions, assume those instructions are not data-dependent on the loads.

(6 pts) Complete the pipeline execution diagram for this system until all instructions complete.

(2 pts) Show instruction commitment and squashing.

- Don't forget to check for dependencies!

! Solution:

! Branch predicted taken, but branch is NOT taken.

! Cycle	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
lw r3, 0(r4)	IF	ID	L1	L2	RS	RS	RS	RS	RS	L2	WC						
lw r1, 0(r2)		IF	ID	L1	L2	RS	L2	WB				C					
bneq r1, TARGET			IF	ID	RS			B	WB				C				
xor r5, r6, r7				IFx									IF	ID	EX	WC	
sgt r8, r9, r10														IF	ID	EX	WC
...																	

TARGET:

add r11, r12, r13					IF	ID	EX	WB									x
sub r14, r15, r16						IF	ID	EX	WB								x
and r17, r18, r19							IF	ID	EX	WB							x

Problem 3, continued: (b) The code below executes on a version of the machine in which the register map is backed up (checkpointed) when branches are decoded.

(6 pts) Complete the pipeline execution diagram for this system until all instructions complete.

- Show instruction commitment and squashing.

! Solution:

! Branch predicted taken, but branch is NOT taken.

! Cycle	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
lw r3, 0(r4)	IF	ID	L1	L2	RS	RS	RS	RS	RS	L2	WC						
lw r1, 0(r2)		IF	ID	L1	L2	RS	L2	WB				C					
bneq r1, TARGET			IF	ID	RS			B	WB				C				
xor r5, r6, r7				IFx					IF	ID	EX	WB		C			
sgt r8, r9, r10										IF	ID	EX	WB		C		
...																	

TARGET:

add r24, r25, r26				IF	ID	EX	WB
sub r21, r22, r23					IF	ID	EX WBx
and r9, r20, r30						IF	ID EXx


(c) Suppose the processor from the previous part has the following defect: it does not back up or restore the register map, but it executes instructions as though it did. Suppose execution up until the code fragment above is okay.

(6 pts) Add registers to the last three instructions in the previous part so that the `xor` instruction executes correctly but the `sgt` (set greater than) executes incorrectly.

The registers have been added. For `sgt` to execute incorrectly the register map entry for one of its source registers must be incorrect. For that to happen an instruction past `TARGET` with destination `r9` or `r10` must be decoded. (It does not have to go any farther than `ID`, since the new register specified in the register map for `r9` or `r10` will have the wrong value whether or not the instruction completes write back.)

Problem 4: A system has a 1-megabyte (2^{20} byte) two-way set-associative cache with 256-character blocks and a 50-bit address space addressing **16-bit** characters.

(7 pts) Fill in the rounded boxes in the diagram below so that it describes this cache.



(5 pts) Show the smallest set of addresses that cannot all be in this cache at the same time.

Because the associativity is 2 the smallest set of addresses would have three elements. They would have the same index and different tags. For example, $\{0x543210, 0x643210, 0x743210\}$.

(5 pts) What would be the associativity of a fully associative cache with the same capacity and block size as this one?

The associativity of a fully associative cache is equal to the number of blocks in the cache. The cache in part (a) has 2^{11} blocks, so a fully associative cache with the same capacity and block size would have an associativity of 2^{11} .

Problem 5: Answer each question below.

(a) The DLX program below runs on a system using a one-level branch predictor with a 2^{16} -entry BHT, each BHT entry is a two-bit saturating counter. The loop iterates many times.

Please do not confuse `andi` with `addi`.

```
LOOP:
  addi r1, r1, #1
  andi r2, r1, #1
  bneq r2, SKIP
  nop
  nop
  nop
  nop
SKIP:
  sub r3, r1, r4
  bneq r3, LOOP
```

(4 pts) What are the best-case and worst-case prediction accuracies for the first branch. Briefly explain.

The worst case occurs when the counter is 2 when a not-taken branch is being predicted. The prediction will always be wrong. (Worst case accuracy of 0%.) Otherwise the prediction accuracy will be 50%.

(3 pts) What is the smallest BHT size for which there will not be a collision between the two branches?

The two branches are six (110_2) instructions away from each other, and so their addresses will be the same at bit position 2 and different at bit position 3. Bit position 2 is the LSB of the BHT address. If the BHT had two entries the two branches would share an element, if it had four or more, they would be in different entries.

(b) Consider a dynamically scheduled four-way superscalar processor with a common data bus (CDB) that can handle two write-backs per cycle.

(3 pts) Compare its speed to that of an ordinary dynamically scheduled two-way superscalar processor. Justify your answer.

Ordinary n -way superscalar processors can write back n instructions per cycle.

The four-way will be able to fetch and decode faster than the two-way. Since write back is not always a bottleneck, it will be faster.

(3 pts) Compare its speed to that of an ordinary dynamically scheduled four-way superscalar processor. Justify your answer.

Since it can't do as many write backs it will be slower.

(c)

- (4 pts) Why is branch target prediction potentially more useful for DLX `jalr` instructions than it is for `bneq` and `beqz` instructions?

Because the target address from the branch instruction can be determined from the NPC and the instruction itself, whereas for the jump a register value is needed, which might not be available for several cycles.

(d)

- (4 pts) What is a predicated instruction? Show how predicated instructions can be used in the code below. (Exact syntax is not important.)

```
beqz r1, SKIP
add r2, r2, r3
SKIP:
or r4, r4, r5
```

A predicated instruction is one that writes its result only if a condition (the predicate) is true.

```
(r1) add r2, r2, r3 ! r2 only written if r1 nonzero.
      or r4, r4, r5 ! Always executed.
```

(e) Consider a statically scheduled DLX implementation in which the floating-point add functional unit is two stages and the floating-point multiply functional unit is four stages, and both are fully pipelined. An exception can occur in any stage of the FP functional units.

(4 pts) Show how the code below would execute to ensure precise exceptions.

```

muld  f0, f2, f4    IF ID M1 M2 M3 M4 WB
add   f2, f8, f10   IF ID ----> A1 A2 WB
or    r1, r2, r3     IF ----> ID EX ME WB

```

(4 pts) Suppose that floating-point instructions did not have precise exceptions. Show how a test instruction could be used to ensure that an exception in muld was precise. Illustrate with a pipeline execution diagram.

```

muld  f0, f2, f4    IF ID M1 M2 M3 M4 WB
testexc                               IF ID ----> EX ME WB
add   f2, f8, f10   IF ----> ID A1 A2 WB
or    r1, r2, r3     IF ID EX ME WB

```