
Name Solution\_\_\_\_

## Computer Architecture EE 4720 Midterm Examination

22 March 2000, 13:40–14:30 CST

Problem 1 \_\_\_\_\_\_ (35 pts)
Problem 2 \_\_\_\_\_\_ (20 pts)
Problem 3 \_\_\_\_\_ (45 pts)
Alias \_\_\_\_\_ Exam Total \_\_\_\_\_ (100 pts)

Problem 1: The DLX implementation below has six stages. (The work done by ID is now done by ID and RR.)



(a) The execution of some code on this pipeline is shown below. Add exactly the bypass paths needed so that the code executes as illustrated. Next to each bypass path indicate the cycle(s) in which it will be used. (Do not add bypass paths that won't be used in the execution of the code below.) (10 pts)

```
! Cycle 0 1 2 3 4 5 6 7 8 add r1, r2, r3 IF ID RR EX ME WB lw r5, 10(r1) IF ID RR EX ME WB xor r4, r1, r2 IF ID RR EX ME WB and r6, r5, r4 IF ID RR EX ME WB
```

The changes are shown in the diagram above in blue bold.

(b) Show the execution of the code below on this pipeline until **bneq** reaches IF a second time. The branch is taken. Be sure to base the CTI behavior on the hardware shown above. Show where instructions are squashed. (10 pts)

The RR stage adds a cycle of branch penalty, but one cycle is saved, compared to the original pipelined DLX implementation, because the ALU output, rather than the EX/MEM.ALU latch, is fed back to the PC multiplexor.


## LOOP:

```
! Solution.
! Cycle
                 0 1 2 3 4 5 6
                                         8
                 IF ID RR EX ME WB
                                         IF
bneq r1, SKIP
add r2, r3, r4
                    IF ID RRx
sub r5, r6, r7
                       IF IDx
and r8, r9, r10
                          IFx
     r11, r12, r13
or
SKIP:
 j LOOP
                             IF ID RR EX ME
add r2, r3, r4
                                IF ID RRx
sub r5, r6, r7
                                   IF IDx
and r8, r9, r10
                                      IFx
 or
     r11, r12, r13
```

Problem 1, continued: The figure and code below are identical to the ones on the previous page.

(c) Add branch and jump hardware so that the code executes as quickly as possible. Additional adders can be used, the fewer the better. Branches and jumps can be handled separately. The register file cannot be moved or duplicated and cannot be read before the RR stage. (Jumps and branches both use displacement addressing. In branches the displacement is in bits 16 to 31 and in jumps the displacement is in bits 6 to 31.) Do not show control hardware. (10 pts)

Solution to be added by May 2000.



(d) Show how the code below executes on the modified pipeline. As before, show execution until bneq enters IF a second time. (5 pts)

```
LOOP:
! Solution.
! Cycle
```

```
cle 0 1 2 3 4 5 6 7 8
```

IF ID RR EX

add r2, r3, r4 IF IDx sub r5, r6, r7 IFx

and r8, r9, r10 or r11, r12, r

or r11, r12, r13

SKIP:

sub r5, r6, r7 and r8, r9, r10

or r11, r12, r13

Problem 2: The code below executes on a dynamically scheduled processor that uses reorder buffer entry numbers to name registers. There are 128 reorder buffer entries, the next free entry is #1.

(a) Show when each instruction commits and show the contents of the register map, register file and reorder buffers using the space provided. Show only the instruction line numbers (A, B, C, D) in the reorder buffer. Indicate cycle numbers above the reorder buffer. (10 pts)

| (10 pts)          |      |       |    |    | ( ) / | , ,     |         |          |         |     | V   |     |    |    |     |     |    |
|-------------------|------|-------|----|----|-------|---------|---------|----------|---------|-----|-----|-----|----|----|-----|-----|----|
|                   |      |       |    |    |       | Pipelii | ne Exec | ution I  | )iagram | l   |     |     |    |    |     |     |    |
| Cycle             | 0    | 1     | 2  | 3  | 4     | 5       | 6       | 7        | 8       | 9   | 10  | 11  | 12 | 13 | 14  | 15  | 16 |
| A:addd f0, f2, f0 | IF   | ID    | AO | A1 | A2    | АЗ      | WC      |          |         |     |     |     |    |    |     |     |    |
| B:addd f6, f0, f6 |      | IF    | ID | RS | RS    | RS      | AO      | A1       | A2      | АЗ  | WC  |     |    |    |     |     |    |
| C:addd f0, f0, f6 |      |       | IF | ID | RS    | RS      | RS      | RS       | RS      | RS  | AO  | A1  | A2 | АЗ | WC  |     |    |
| D:addd f6, f2, f8 |      |       |    | IF | ID    | AO      | A1      | A2       | A3      | WB  |     |     |    |    |     | С   |    |
|                   |      |       |    |    |       |         | Regist  | er Map   |         |     |     |     |    |    |     |     |    |
| Cycle:            | 0    | 1     | 2  | 3  | 4     | 5       | 6       | 7        | 8       | 9   | 10  | 11  | 12 | 13 | 14  | 15  | 16 |
| Arch. Reg.        | Val. | or RO | В# |    |       |         |         |          |         |     |     |     |    |    |     |     |    |
| f0                | 10   | #1    |    | #3 |       |         |         |          |         |     |     |     |    |    | 120 |     |    |
| f2                | 20   |       |    |    |       |         |         |          |         |     |     |     |    |    |     |     |    |
| f6                | 60   |       | #2 |    | #4    |         |         |          |         | 100 |     |     |    |    |     |     |    |
| f8                | 80   |       |    |    |       |         |         |          |         |     |     |     |    |    |     |     |    |
|                   |      |       |    |    |       |         | Regist  | ter File |         |     |     |     |    |    |     |     |    |
| Cycle:            | 0    | 1     | 2  | 3  | 4     | 5       | 6       | 7        | 8       | 9   | 10  | 11  | 12 | 13 | 14  | 15  | 16 |
| Arch. Reg.        | Val. |       |    |    |       |         |         |          |         |     |     |     |    |    |     |     |    |
| fO                | 10   |       |    |    |       |         | 30      |          |         |     |     |     |    |    | 120 |     |    |
| f2                | 20   |       |    |    |       |         |         |          |         |     |     |     |    |    |     |     |    |
| f6                | 60   |       |    |    |       |         |         |          |         |     | 90  |     |    |    |     | 100 |    |
| f8                | 80   |       |    |    |       |         |         |          |         |     |     |     |    |    |     |     |    |
| Cycle:            | 1 1  | 1 1   | 1  | 1  | 1 1   |         | 1       | 1 1      | 1 1     |     | 1 1 | , , | 1  | 1  | 1 1 | 1   |    |
| Reorder buffer:   |      |       |    |    |       |         |         |          |         |     |     |     |    |    |     |     |    |

Problem 2, continued: (b) The code below is identical to the code above, however the second add instruction raises an exception in cycle 9 (indicated by a star). Complete the pipeline execution diagram and other tables for this situation for the instructions shown. (Do not show the trap handler.) Show the contents of the reorder buffers after each change. (10 pts)

|                   |      |       |    |    |     | Pipelin | ne Exec | ution D | iagran | 1    |     |     |    |    |     |    |    |
|-------------------|------|-------|----|----|-----|---------|---------|---------|--------|------|-----|-----|----|----|-----|----|----|
| Cycle             | 0    | 1     | 2  | 3  | 4   | 5       | 6       | 7       | 8      | 9    | 10  | 11  | 12 | 13 | 14  | 15 | 16 |
| A:addd f0, f2, f0 | IF   | ID    | AO | A1 | A2  | АЗ      | WC      |         |        |      |     |     |    |    |     |    |    |
| B:addd f6, f0, f6 |      | IF    | ID | RS | RS  | RS      | AO      | A1      | A2     | *8A* | WF  |     |    |    |     |    |    |
| C:addd f0, f0, f6 |      |       | IF | ID | RS  | RS      | RS      | RS      | RS     | RS   | A0x |     |    |    |     |    |    |
| D:addd f6, f2, f8 |      |       |    | IF | ID  | AO      | A1      | A2      | A3     | WB   | Χ   |     |    |    |     |    |    |
|                   |      |       |    |    |     |         | Regist  | er Map  |        |      |     |     |    |    |     |    |    |
| Cycle:            | 0    | 1     | 2  | 3  | 4   | 5       | 6       | 7       | 8      | 9    | 10  | 11  | 12 | 13 | 14  | 15 | 16 |
| Arch. Reg.        | Val. | or RO | В# |    |     |         |         |         |        |      |     |     |    |    |     |    |    |
| fO                | 10   | #1    |    | #3 |     |         |         |         |        |      | 30  |     |    |    |     |    |    |
| f2                | 20   |       |    |    |     |         |         |         |        |      |     |     |    |    |     |    |    |
| f6                | 60   |       | #2 |    | #4  |         |         |         |        | 100  | 60  |     |    |    |     |    |    |
| f8                | 80   |       |    |    |     |         |         |         |        |      |     |     |    |    |     |    |    |
|                   |      |       |    |    |     |         | Regist  | er File |        |      |     |     |    |    |     |    |    |
| Cycle:            | 0    | 1     | 2  | 3  | 4   | 5       | 6       | 7       | 8      | 9    | 10  | 11  | 12 | 13 | 14  | 15 | 16 |
| Arch. Reg.        | Val. |       |    |    |     |         |         |         |        |      |     |     |    |    |     |    |    |
| f0                | 10   |       |    |    |     |         | 30      |         |        |      |     |     |    |    |     |    |    |
| f2                | 20   |       |    |    |     |         |         |         |        |      |     |     |    |    |     |    |    |
| f6                | 60   |       |    |    |     |         |         |         |        |      |     |     |    |    |     |    |    |
| f8                | 80   |       |    |    |     |         |         |         |        |      |     |     |    |    |     |    |    |
|                   |      |       |    |    |     |         |         |         |        |      |     |     |    |    |     |    |    |
| Cycle:            | l I  | 1 1   | 1  | 1  | 1 1 | ı       | 1       | 1 1     | 1 1    | I    | ı   | 1 1 | ı  | 1  | 1 1 | ı  |    |
| Reorder buffer:   |      |       |    |    |     |         |         |         |        |      |     |     |    |    |     |    |    |

Problem 2: Answer each question below.

(a) Why do DLX Type-R instructions have a func field? (7 pts)

|         | Opcode | rs1  | rs2   | rd   | $\operatorname{func}$ |    |
|---------|--------|------|-------|------|-----------------------|----|
|         | 0      |      |       |      |                       |    |
| Type R: | 0 5    | 6 10 | 11 15 | 5 16 | 20 21                 | 31 |

Because there is not enough room in the opcode field to code all DLX instructions. If the func field were eliminated and the size of the opcode field were increased Type I and Type J instructions would have to have smaller immediates.

(b) Would there be any advantage in pipelining the integer ALU used in the statically scheduled DLX implementation? Explain. (7 pts)


No, since it produces an answer in one cycle. Well, maybe. If functional units in the other stages could be pipelined then the clock frequency could be doubled.

(c) Why do ISAs include one-byte integers? (What are the advantages of using them when running on typical implementations.) (7 pts)

They take less space and so are useful for storing large amounts of small numbers. The are  $\mathbf{not}$  faster than full-size integers, arithmetic operations on both can be completed in one cycle.

(d) The DLX implementations covered in class start reading registers before the instruction is decoded. Why is this possible? Modify the instruction codings so that it is no longer possible. That is, with the modified codings decoding would have to be performed before register read (as in problem 1). (8 pts)

The DLX codings are given below for reference and can be used to explain your answer.



Swap the rd and rs1 fields in the Type R instructions.

(e) Ignoring floating-point instructions, how can precise exceptions be implemented on the statically scheduled (Chapter 3) DLX implementation? Illustrate your answer with an example in which exceptions occur out of order but are handled in order. Show the code and a pipeline execution diagram, indicate where the exceptions are occurring. (9 pts)

Pass an exception bit and other information down the pipeline, test for an exception at the end of the MEM stage. In the example below the illegal instruction exception occurs before the page fault, but the page fault is seen at MEM before the illegal instruction exception.

```
lw r4, O(r5) IF ID EX *ME* WB ant r1, r2, r3 IF *ID* EX ME WB
```

(f) What is an advantage of a stack ISA over a RISC ISA? What is a disadvantage of a stack ISA over a RISC ISA? (7 pts)

Advantage of stack: smaller code. Disadvantage: slower implementations.