This page was generated using an imperfect translator. Text may be poorly positioned and mathematics will be barely readable and some characters may be omitted. Illustrations will not show at all. If possible, view the PostScript or PDF versions of these notes.
mr-1 Fall 1999 Midterm Exam Review *
* mr-1
When / Where
Wednesday, 20 October, 10:40-11:30 CDT
Room EE 145 (Here)
Conditions
Open Book, Open Notes
Bring any amount of books, notes, and other material : : :
: : :as long as they can be carried 100 meters without stopping.
No communication devices.
Format
One or two problems.
One set of short answers.
mr-1 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-1
mr-2 *
* mr-2
Resources
Study recommendations: href = "http://www.ee.lsu.edu/ee4720/exam.html"
Solved tests and homework:. href = "http://www.ee.lsu.edu/ee4720/prev.html"
Study Recommendations
Solve_ Old Problems
Memorizing solutions is not the same as solving.
Following and understanding solutions is not the same as solving.
Use the solutions for brief hints and to check your own solutions.
mr-2 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-2
mr-3 *
* mr-3
Topics
Introductory Material
ISA v. Implementation.
Technological Factors: Transistor speed and quantity, memory speed and size.
Different factors influencing ISA and implementation.
Design principles: Amdahl's law, locality.
CPU Performance Equation
Benchmark types.
Instruction Set Design
Data Types: What to include, what to leave out.
Basic integer and floating point
Packed types: BCD, integer, saturating integer.
Size choices.
mr-3 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-3
mr-4 *
* mr-4
Memory and Register Organization: Why ss 32 registers?
Stack and accumulator architectures.
Memory/Memory, Register/Memory.
Addressing Modes: What they do, which ones to include.
Register, Immediate, Direct, Register Deferred (Register Indirect), Displacement, In-
dexed, Memory Indirect, Autoincrement, Autodecrement, Scaled.
mr-4 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-4
mr-5 *
* mr-5
Control Transfer Instructions: Types, when to use.
Branch, Jump, Jump & Link, Call, Return
Format of displacements in instruction.
Specification of condition: condition code registers, integer registers, loop counter.
Delayed and predicated instructions; prediction hints.
Instruction Coding.
Fixed-length, variable-length, and bundled instructions.
Splitting of opcode field (as in DLX type-R instructions).
ISA Classifications: RISC, CISC, VLIW, Stack, Accumulator
Synthetic Instructions
mr-5 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-5
mr-6 *
* mr-6
DLX
Classification: RISC
Goals: ISA should allow simple, high-speed implementation.
Instruction types.
Know how to read and write DLX programs.
Chapter-3 (Static Scheduled) DLX Implementations
Unpipelined Implementation
Pipelined Implementations
Basic (3-cycle branch delay).
One-cycle branch delay.
Bypassed.
mr-6 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-6
mr-7 *
* mr-7
Hazard Definitions
For a Given Pipelined Implementations
Show pipeline execution diagrams.
Show register contents at any cycle.
Determine control hardware.
Determine CPI.
mr-7 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-7
mr-8 *
* mr-8
Interrupts, Exceptions, Traps
Difference between interrupt, exception, trap.
Causes of exceptions, role of handler.
Privileged Mode.
Pipeline activity leading to execution of handler.
Vectored traps (using trap table).
Precise exceptions, achieving with floating-point operations.
mr-8 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-8
mr-9 *
* mr-9
Long Latency Operations
Types of operations. (Floating point and maybe load.)
Degree of pipelining: Initiation interval, latency.
Detecting functional unit structural hazards.
Detecting WB structural hazards: reservation register.
Detecting and handling RAW hazards: ID-stage v. pre-WB stall.
Handling WAW hazards.
Instruction-Level Parallelism
Definition, analysis.
Dependency definitions.
Basic block definition.
mr-9 EE 4720 Lecture Transparency. Formatted 11:41, 18 October 1999 fro*
*m lslimr. mr-9
| David M. Koppelman - koppel@ee.lsu.edu | Modified 18 Oct 1999 11:41 (16:41 UTC) |