## EE 4720

Homework 1

The code fragment below, in C source and assembler forms, is referred to in the problems below.

```
for(i=0; i<1000; i++) if( s[i].type == 0 )</pre>
 suma += s[i].score; else sumb+=s[i].score;
! r3 initialized to address of first element.
  add r1, r0, r0 ! i=0
LOOP:
  slti r2, r1, #1000 ! r2 = 1 if r1 < 1000, otherwise r2 = 0.
  begz r2, DONE
  lw
      r4, 0(r3)
  ld
       f0, 16(r3)
  bneq r4, SUMB
                     ! Taken half the time.
  addd f2, f2, f0
       NEXT
  j
SUMB:
  addd f4, f4, f0
NEXT:
  addi r3, r3, #64 ! Size of element is 64 bytes.
  addi r1, r1, #1
                    ! Increment loop index.
  j
       LOOP
DONE:
```

**Problem 1:** Determine the static and dynamic instruction count for the DLX program above. The branch that tests r4 will be taken half the time.

**Problem 2:** Suppose the program runs for 1 millisecond on a system with a 10 MHz clock. Assuming no cache misses (an assumption that will be made for most of these problems), what is the average CPI?

**Problem 3:** Divide the instructions into two classes: floating-point and others. (The floating-point instructions include the addd and 1d instructions.) Suppose on implementation A the CPI of floating-point instructions,  $CPI_{fp}$ , is twice the CPI of the other instructions,  $CPI_{other}$ . If implementation A uses a 10 MHz clock and runs the program in 1 millisecond (like the previous problem), what would the CPIs be? Implementation B is the same as implementation A except floating-point instructions have an average CPI that is 3 times the integer instructions. Estimate how long it will take to run the program on implementation B using a 10 MHz clock.

**Problem 4**: Suppose that an implementation executed instructions one after another with no overlapping and no gaps between instructions. If each instruction took five cycles to execute and the clock frequency was 10 MHz, how long would program execution take?

**Problem 5:** Suppose, somehow, a load double instruction using scaled addressing were added to DLX. The assembler syntax is similar to the one in table 2.5 of the text, except a displacement is included at the end. For example, the execution of 1d f0, 10(r20)[r30]40 will load f0 (and f1) with the contents of memory at address 10 + r20 + r30 \* 40. Rewrite the program above using the new instruction.