Name

## Computer Architecture EE 4720 Midterm Examination 17 March 1998, 19:00-21:00 CST

Modified

Problem 1 \_\_\_\_\_ (42 pts)

- Problem 2 \_\_\_\_\_ (32 pts)
- Problem 3 \_\_\_\_\_ (26 pts)

Exam Total \_\_\_\_\_ (100 pts)

Alias

Good Luck!

Problem 1: The DLX implementation below uses ID-stage address calculation (as illustrated) and bypassing (which is not illustrated) including the branch condition bypassing developed in homework 3. The branches do not include delay slots.



! Initial values: r1=2028, r2=0xf11, r3=5, r4=5004, r5=-1000, LOOP=0x3000, MEM[0xf11]=0x97 LOOP: ! Cycle 10 11 12 13 14 15 16 lb r1, 0(r2)

add r2, r2, r3

lw r4, 3(r2)

sub r5, r1, r4

bneq r5, LOOP

addi r2, r2, #1

! Cycle 

(a) Show a pipeline execution diagram for two iterations of the code on the DLX implementation. Don't forget, bypass paths are present but not shown. The space to the right of the program or a separate sheet may be used. A description of some mnemonics appears on the next page. (7 pts)

(b) On the figure above show exactly those bypass paths needed to execute the code. (7 pts)

(c) What is the CPI while executing the loop (assuming a large number of iterations)? (7 pts)

(d) Show the contents (values, not functions of register names) of the pipeline latches at the middle of the first cycle that 1b is in WB. Include PC and NPC. For IR contents, just show the mnemonic; if an IR contains a nulled instruction show the original mnemonic and "(nulled)." Show the values on the diagram above, write the value within the stage to which it applies with an arrow pointing to the latch or register. (7 pts)

(e) Show a pipeline execution diagram of two iterations of the loop below on the DLX implementation illustrated (it's the same as the earlier one). As before, bypass paths are provided but not shown, including hw3 bypass paths. The target of the beqz r2, SKIP2 instruction is really just the next instruction. Assume that no special hardware optimizations have been made. (7 pts)



Problem 2: Consider an ISA, DLXPC, which is like DLX except it uses a condition code bit and predicated execution. The condition code bit is set by the execution of new integer arithmetic instructions, to zero if the result is zero and to one if the result is nonzero. The ISA also includes predicated arithmetic instructions which complete only if the condition code bit (set by the most recent condition-code setting instruction) is 1, otherwise they have no effect. The mnemonic for a predicated instruction has a "p" appended, *e.g.*, add\_p, and the mnemonic for an instruction that sets the condition code has a "c" appended, *e.g.*, add\_c. An instruction can be both predicated and set the condition code; for example, add\_pc only executes if the condition code (set by a previous instruction) is 1, and sets the condition code itself.

(a) Using these instructions rewrite the code below so that it uses fewer instructions and registers. Assume that the value in register r1 is not used after beqz.(6 pts)

sub r1, r2, r3
beqz r1, SKIP
add r4, r5, r6
SKIP:
addi r4, r4, #1

(b) The pipeline below implements DLXPC—almost: it will not execute predicated, condition-code setting instructions (such as xor\_pc) correctly if an exception occurs at a certain time. Show code and a pipeline execution diagram that illustrates the problem. Be sure to point out where the exception occurs and what goes wrong. *Hint: the problem would not occur if the execution of some other instructions could be stopped in the cycle that an exception was detected.* (9 pts)

In the figure below the ALU has a second output, which is 1 if the main output is not equal to zero, 0, otherwise. The output of is C is 1 if the instruction is a type that sets the condition code  $(e.g., add_c)$ ; the output of is P is 1 if the instruction is predicated, zero otherwise.



(c) Modify the pipeline to fix the problem. (9 pts)

(d) Suppose the ISA also includes a new branch instruction, mnemonic b\_p, that tests the condition bit (instead of a register) and branches if it's true. To implement the branch instruction an ID-stage take\_branch signal is needed. The signal should be 1 when a b\_p instruction that will be taken is in the ID stage (zero otherwise). Show how the pipeline below would have to be modified to provide this signal. Be sure that the modified pipeline executes the code below correctly and without adding an unnecessary stalls. (8 pts)

sub\_c r0, r1, r2 ! Set condition code. b\_p TARGET add\_c r3, r4, r5 ! Set condition code. add r6, r7, r8 ! Doesn't affect condition code. b\_p TARGET2



Problem 3: Answer each question below.

(a) In class execution time has been modeled using the equation  $t = \frac{1}{\phi} \sum_{i} \text{IC}_{i} \text{CPI}_{i}$ . Given what has been covered in class so far, to what degree is  $\text{CPI}_{i}$  a function of the implementation and to what degree is  $\text{CPI}_{i}$  a function of the program? Explain. (9 pts)

(b) Synthetic instruction neg r1 assigns register r1 to the negation of its previous value, that is, r1 = -r1. How would such a synthetic instruction be defined in DLX? (8 pts)

(c) Packed-operand instructions (as found in MMX or VIS) and elaborate procedure call instructions (that perform extensive stack-frame preparation actions including register saves) are similar in that they can replace many individual instructions. Provide contrasting reasons on whether or not such instructions should be added to an ISA, including implementation factors. For example, \_\_\_\_\_\_\_instructions should be added because the implementation \_\_\_\_\_\_\_while \_\_\_\_\_\_\_should not be added because \_\_\_\_\_\_though certainly if \_\_\_\_\_\_\_it would \_\_\_\_\_\_, but that's not enough<sup>1</sup>. (9 pts)

<sup>&</sup>lt;sup>1</sup> This is just an example, don't try to fill in the blanks!