

**Problem 1:** Design an interlock mechanism to handle RAW hazards on the DLX pipeline with floating-point execution units. Develop and describe the design so that it can easily be modified to accommodate changes in the timing of the functional units. For example, it should be easy to change the design if the latency and initiation interval of the divide unit were changed to 18 and the initiation interval of the multiplier were raised to 2.