

Name \_\_\_\_\_

Computer Organization  
EE 3755  
Final Examination  
16 May 2002, 12:30-14:30 CDT

Problem 1 \_\_\_\_\_ (20 pts)

Problem 2 \_\_\_\_\_ (20 pts)

Problem 3 \_\_\_\_\_ (20 pts)

Problem 4 \_\_\_\_\_ (20 pts)

Problem 5 \_\_\_\_\_ (20 pts)

Alias \_\_\_\_\_

Exam Total \_\_\_\_\_ (100 pts)

*Good Luck!*

Problem 1: The proposed (just for this exam) `swap` instruction swaps the contents of its register (GPR) operands. For example:

```
# Before:  $4 = 123,  $5 = 456
swap $4, $5
# After:   $4 = 456,  $5 = 123
```

Modify the MIPS implementation in the appendix so that it can execute the `swap` instruction. (20 pts)

- Make up any field values that are needed.
- MIPS registers **cannot** be written in the ID state.
- At most one MIPS register can be written per cycle.

Problem 2: The incomplete `split` procedure below copies a list of integers using a threshold. In the first part of the copy all numbers must be no greater than the threshold, in the second part all numbers must be above the threshold. For example, suppose the threshold were 5 and the list was 10,3,5,12,2. Then the copy would be: 3,5,2,10,12. Numbers in each part can be in any order, for example, the following is also a correct copy: 5,3,2,12,10. (20 pts)

- Fill as many delay slots as possible.
- The only pseudo instruction allowed is `nop`.
- Points will be deducted for obviously unnecessary instructions.

`split:`

```
## Register Usage
#
# $a0: Procedure input: Address of start of list of integers (words).
# $a1: Procedure input: Number of integers.
# $a2: Procedure input: Threshold for splitting list.
# $a3: Procedure input: Address for copy (the list to be created).
# No return value.

# Any register can be modified.
# A correct solution uses 17 instructions. More are okay.
```

```
jr $ra
nop
```

Problem 3: The MIPS implementation in the appendix can execute two brand new instructions, `xxx` and `yyy`. So that you can find them quickly, some of the new lines added for these instructions have `XXX` or `YYY` comments in the right margin.

(a) What is `xxx`? (8 pts)

Choose a mnemonic (name) for `xxx`, show a possible assembly language syntax, and give a brief description of what it does.

Show an example of how `xxx` is used in an assembly language program, then show how the same thing is done using non-fictional MIPS instructions.

# Using `xxx` (Show arguments (regs if any, immediates, if any, etc.)

# Show code below that does the same thing as the `xxx` as used above.

(b) What is `yyy`? (12 pts)

Choose a mnemonic (name) for `yyy`, show a possible assembly language syntax, and give a brief description of what it does.

Show an example of how `yyy` is used in an assembly language program, then show how the same thing is done using non-fictional MIPS instructions.

# Using `yyy` (Show arguments (regs if any, immediates, if any, etc.)

# Show code below that does the same thing as the `yyy` as used above.

Problem 4: Answer each synthesis question below.

(a) Show the hardware that will be synthesized for `nnpc` in the MIPS implementation at the end of the exam. Clearly show any registers and indicate whether they are edge- or level-triggered. All lines containing `nnpc` have an `NNPC` comment in the right margin. (12 pts)

(b) A reasonable synthesis program would not synthesize a register for `bnd1` but would synthesize a register for `exc`, both used in the ID state of the MIPS implementation. Why? (8 pts)

Problem 5: Answer each question below.

(a) Show the intermediate values produced by the simple binary integer division algorithm when computing  $64_{16} \div 1a_{16}$ . Indicate the quotient and the remainder. (5 pts)

(b) Modify the multiplier below so that it uses 16-bit adder module `add16` to do the partial-product addition (on the `if( lsb )` line). Module `add16` has two 16-bit inputs and a 16-bit output and performs an unsigned addition using combinational logic. (5 pts)

- Show the instantiation of the adder.
- Declare any new wires or registers that are used.
- Use it to perform the addition.

```
module streamlined_mult(product,ready,multiplier,multiplicand,start,clk);
    input [15:0] multiplier, multiplicand;
    input      start, clk;
    output     product;
    output     ready;

    reg [31:0] product;

    reg [4:0] bit;
    wire      ready = !bit;

    initial bit = 0;

    always @( posedge clk )

        if( ready && start ) begin

            bit      = 16;
            product = { 16'd0, multiplier };

        end else if( bit ) begin:A

            reg lsb;

            lsb      = product[0];
            product = product >> 1;
            bit      = bit - 1;

            if( lsb ) product[31:15] = product[30:15] + multiplicand;

        end

endmodule
```

(c) Write the assembly language for the following MIPS instruction:  $01d82025_{16}$ . *Hint: The MIPS implementation in the appendix should be helpful.* (5 pts)

Be sure to include any registers and immediates present. Register numbers are okay.

(d) Convert 6.3125 to an IEEE 754 single-precision-encoded floating point number. Show the number in hexadecimal. The following might be helpful:  $\frac{1}{2} = 0.5$ ,  $\frac{1}{4} = 0.25$ ,  $\frac{1}{8} = 0.125$ ,  $\frac{1}{16} = 0.0625$ ,  $\frac{1}{32} = 0.03125$ . (5 pts)



# Hardwired Control MIPS Implementation

## EE 3755 Spring 2002 Final Exam Appendix Hardwired Control MIPS Implementation

Name: \_\_\_\_\_

```
module cpu(exc,data_out,addr,size,we,data_in,mem_error_in,reset,clk);
    input [31:0] data_in;
    input [2:0] mem_error_in;
    input reset,clk;
    output [7:0] exc;
    output [31:0] data_out, addr;
    output [1:0] size;
    output we;

    wire [31:0] data_out;
    reg [31:0] addr;
    reg [1:0] size;
    reg we;
    reg [7:0] exc;

    reg [31:0] pc, npc, nnpc; // NNPC
    reg [31:0] ir;
    wire [5:0] opcode, func;
    wire [4:0] rs, rt, rd, sa;
    wire [15:0] immed;
    wire [25:0] ii;

    reg [31:0] gpr [0:31];

    wire [31:0] simmed, uimmed;
    wire [31:0] limmed;
    reg [31:0] bimmed;

    reg [2:0] state, state_after_me;

    reg [4:0] dst;
    reg [74:0] bndl;
    reg [31:0] rs_val, rt_val, sa_val;

    parameter F_add = 6'h20;
    parameter F_sll = 6'h0;
    parameter F_srl = 6'h2;
    parameter F_sub = 6'h22;
    parameter F_or = 6'h25;
    parameter F_jr = 6'h8;

    parameter O_tyr = 6'h0;
    parameter O_addi = 6'h8;
    parameter O_j = 6'h2;
```

## Hardwired Control MIPS Implementation

```
parameter O_jal = 6'h3;
parameter O_beq = 6'h4;
parameter O_bne = 6'h5;
parameter O_slti = 6'ha;
parameter O_andi = 6'hc;
parameter O_ori = 6'hd;
parameter O_lui = 6'hf;
parameter O_lw = 6'h23;
parameter O_lbu = 6'h24;
parameter O_lb = 6'h20;
parameter O_sw = 6'h2b;
parameter O_sb = 6'h28;
parameter O_xxx = 6'h29; // XXX
parameter O_yyy = 6'h2a; // YYY

// Control Signal Value Names
parameter OP_nop = 6'd0;
parameter OP_sll = 6'd1;
parameter OP_srl = 6'd2;
parameter OP_add = 6'd3;
parameter OP_sub = 6'd4;
parameter OP_or = 6'd5;
parameter OP_and = 6'd6;
parameter OP_slt = 6'd7;
parameter OP_seq = 6'd8;
parameter OP_sne = 6'd9;
parameter OP_xxx = 6'd10; // XXX

parameter ST_if = 1; // Instruction Fetch
parameter ST_id = 2; // Instruction Decode
parameter ST_ex = 3; // Executing Arithmetic or Logical Instruction
parameter ST_eb = 4; // Executing Branch (Computing condition.)
parameter ST_ea = 5; // Executing Memory (Computing address.)
parameter ST_me = 6; // Performing load or store.
parameter ST_yy = 7; // YYY

parameter R0 = 5'd0; // Neat constant for register 0's register number.

wire [31:0] alu_out;
reg [31:0] alu_a, alu_b;
reg [5:0] alu_op;

alu our_alu(alu_out, alu_a, alu_b, alu_op);

reg [1:0] me_size;
reg me_we, me_se;

reg [31:0] ma, md; // YYY
assign data_out = state == ST_yy ? alu_out : rt_val; // YYY
```

## Hardwired Control MIPS Implementation

```
always @( state or pc or alu_out or me_we or me_size or ma )
  case( state )
    ST_if:   begin addr = pc;      size = 3;      we = 0;      end
    ST_me:   begin addr = alu_out; size = me_size; we = me_we; end
    ST_yy:   begin addr = ma;      size = me_size; we = 1;      end // YY
    default: begin addr = pc;      size = 0;      we = 0;      end
  endcase

assign immed = ir[15:0];

assign {opcode, rs, rt, rd, sa, func} = ir;
assign ii = ir[25:0];

assign simmed = {immed[15] ? 16'hffff : 16'h0, immed};
assign uimmed = { 16'h0, immed };
assign limmed = { immed, 16'h0 };

always @( posedge clk )
  if( reset ) begin
    state = ST_if;
    pc = 'h400000;
    npc = pc + 4;
    exc = 0;
  end else
  case( state )

    /// IF: Instruction Fetch
    ST_if:
      begin
        ir = data_in;
        state = ST_id;
      end

    /// Instruction Decode
    ST_id:
      begin
        rs_val = gpr[rs];
        rt_val = gpr[rt];
        sa_val = { 27'd0, sa };

        case( opcode )

          0_tyr:
            case( func )
              F_add:   bndl = {rd, rs_val, OP_add, rt_val };
              F_sub:   bndl = {rd, rs_val, OP_sub, rt_val };
              F_sll:   bndl = {rd, sa_val, OP_sll, rt_val };
              F_jr:    bndl = {R0, rs_val, OP_add, rt_val }; // Dummy
              default: exc = 1;
            endcase
        endcase
      end
  endcase
```

## Hardwired Control MIPS Implementation

```

O_addi:      bndl = {rt, rs_val, OP_add, simmed };
O_andi:      bndl = {rt, rs_val, OP_and, uimmed };
O_xxx:       bndl = {rt, rs_val, OP_xxx, simmed };      // XXX
O_yyy:       bndl = {R0, rs_val, OP_add, simmed };      // YYY
O_ori:       bndl = {rt, rs_val, OP_or,  uimmed };
O_lui:       bndl = {rt, rs_val, OP_or,  limmed };
O_bne:       bndl = {R0, rs_val, OP_sne, rt_val };
O_beq:       bndl = {R0, rs_val, OP_seq, rt_val };
O_lb,O_lbu,O_lw: bndl = {rt, rs_val, OP_add, simmed };
O_jal, O_j:   bndl = {R0, rs_val, OP_sll, simmed }; // Dummy
O_sb:        bndl = {R0, rs_val, OP_add, simmed };
default: exc = 1;

endcase

{dst, alu_a, alu_op, alu_b } = bndl;

case( opcode )
  O_lb:      begin me_size = 1; me_se = 1; me_we = 0; end
  O_lbu:     begin me_size = 1; me_se = 0; me_we = 0; end
  O_sb:      begin me_size = 1; me_se = 0; me_we = 1; end
  O_lw:      begin me_size = 3; me_se = 0; me_we = 0; end
  O_yyy:     begin me_size = 2; me_se = 0; me_we = 0; end      // YYY
  default:   begin me_size = 0; me_se = 0; me_we = 0; end
endcase

case( opcode )
  O_yyy:     state_after_me = ST_yy;                          // YYY
  default:   state_after_me = ST_if;
endcase

case( opcode )
  O_tyr:
    case( func )
      F_jr:   state = ST_if;
      default: state = ST_ex;
    endcase
  O_beq,O_bne: state = ST_eb;
  O_sb,O_lb,O_lbu,O_lw,O_yyy: state = ST_ea;                  // YYY
  O_j, O_jal:  state = ST_if;
  default:    state = ST_ex;
endcase

nnp = npc + 4;                                              // NNPC

case( opcode )
  O_tyr      :
    case( func )
      F_jr    : nnp = rs_val;                                  // NNPC
    endcase

```

## Hardwired Control MIPS Implementation

```
        O_j          : nnpc = {npc[31:28],ii,2'd0};           // NNPC
        O_jal        : {gpr[31],nnpc} = {nnpc,npc[31:28],ii,2'd0}; // NNPC
    endcase

    bimmed = npc + ( simmed << 2 );
    pc = npc;
    npc = nnpc;                                           // NNPC

end

/// EX: Execute
ST_ex:
begin
    if( dst ) gpr[dst] = alu_out;
    state = ST_if;
end

/// EXB: Execute Branch
ST_eb:
begin
    if( alu_out[0] ) npc = bimmed;
    state = ST_if;
end

/// EA: Effective Address
ST_ea:
begin
    state = ST_me;
    ma = alu_out;                                         // YYY
end

/// ME: Memory
ST_me:
begin
    case( size )
        1: md = { me_se & data_in[7] ? 24'hffffff : 24'h0, data_in[7:0] };
        2: md = { me_se & data_in[15] ? 16'hffff : 16'h0, data_in[15:0] };
        3: md = data_in;
    endcase
    if( dst != 0 ) gpr[dst] = md;
    alu_a = md;  alu_b = rt_val;                           // YYY
    state = state_after_me;                                // YYY
end

/// YYY
ST_yy:
begin
    state = ST_if;
end

endcase
```

## Hardwired Control MIPS Implementation

```
endmodule

module alu(alu_out, alu_a, alu_b, alu_op);
    output [31:0] alu_out;
    input [31:0] alu_a, alu_b;
    input [5:0] alu_op;

    reg [31:0] alu_out;

    // Control Signal Value Names
    parameter OP_nop = 6'd0;
    parameter OP_sll = 6'd1;
    parameter OP_srl = 6'd2;
    parameter OP_add = 6'd3;
    parameter OP_sub = 6'd4;
    parameter OP_or = 6'd5;
    parameter OP_and = 6'd6;
    parameter OP_slt = 6'd7;
    parameter OP_seq = 6'd8;
    parameter OP_sne = 6'd9;
    parameter OP_xxx = 6'd10; // XXX

    always @( alu_a or alu_b or alu_op )
        case( alu_op )
            OP_xxx : alu_out = -alu_a + alu_b; // XXX
            OP_add : alu_out = alu_a + alu_b;
            OP_and : alu_out = alu_a & alu_b;
            OP_or  : alu_out = alu_a | alu_b;
            OP_sub : alu_out = alu_a - alu_b;
            OP_slt : alu_out = {alu_a[31],alu_a} < {alu_b[31],alu_b};
            OP_sll : alu_out = alu_b << alu_a;
            OP_srl : alu_out = alu_b >> alu_a;
            OP_seq : alu_out = alu_a == alu_b;
            OP_sne : alu_out = alu_a != alu_b;
            OP_nop : alu_out = 0;
            default : begin alu_out = 0; $stop; end
        endcase
endmodule
```