


EE 3755, Fall 2002


Solutions of HW#6

①

EE 3755, Solutions of HW # 6



(2) This was done in class. See page 21
of handout entitled "Microprogram-Based
Controllers". That page is repeated below.



(3)

[3]

Address in hex

Microinstruction in MICRAL

2000

 $\rightarrow (1R[9])/(2000)$.

2001

 $A = \overline{32T0}; B = 8T0, SP; OB = ADD; cin = 0;$
 $HA \leftarrow OB.$

2002

 $A = \overline{32T0}; B = 8T0, SP; OB = ADD; cin = 0; SP \leftarrow OB.$

2003

 $B = AC; OB = B; HD \leftarrow OB.$

2004

WRITE.

2005

 $\rightarrow (1000)$

2006

 $B = 8T0, SP; OB = B; HA \leftarrow OB.$

2007

 $READ; A = \overline{32T1}; B = 8T0, SP; OB = ADD;$
 $cin = 0; SP \leftarrow OB.$

For the above I assumed that the micro-code responsible for step 100 starts at ROM address 1000 hex

The microcode in MICRAL responsible for step 77 is located in ROM addresses 2004 and 2005 hex; (look above). The microcode in binary is shown below.

ROM address in hex	Microinstruction in binary
2004	0xx <u>xxxxxx</u> <u>xxxxxx</u> <u>xxxxxx</u> 001100 000000 ox xx 0 1 <div style="text-align: center;"> <p>no target affected ↑ flags not clocked ↑ write ↑</p> </div>

(4)

ROM address in hex	Microinstruction in binary
2005	1xxx 00000000000011001 0001000000000000 ↓ ↓ unconditional branching binary equivalent of 1000 hex ,

- 4] Assume that after a jump register instruction, register transfer instruction, or Format B ADD instruction has been fetched, the controller went to control steps 100, 200, 300, respectively, to execute them. Also DCDA and DCDB are two 5-to-32 decoders. The execution of the format B load instruction starts at step 400, while the execution of the Load lower immediate instruction starts at step 500.

→ go to next page

(5)

a) 100 BBUS = $(R0!R1!...!R31) * DCD A(IR[6:10]);$
 $OBUS = BBUS; PC \leftarrow OBUS; \rightarrow (1)$

b) 200 BBUS = $(R0!R1!...!R31) * DCD A(IR[6:10]);$
 $OBUS = BBUS;$
 $(R0!R1!...!R31) * DCD^8(IR[11:15]) \leftarrow OBUS;$
 $zff \leftarrow \sqrt{OBUS}; nff \leftarrow OBUS[0]; \rightarrow (1).$

c)

300 ABUS = $(16T0, IR[16:31]! \overline{16T0}, IR[16:31]) * (\overline{IR[16]}, \overline{IR[0]});$
 $BBUS = (R0!R1!...!R31) * DCD A(IR[6:10]); cin = 0;$
 $OBUS = ADD[1:32](ABUS; BBUS; cin);$
 $(R0!R1!...!R31) * DCDB(IR[11:15]) \leftarrow OBUS;$
 $cff \leftarrow ADD[0](ABUS; BBUS; cin); zff \leftarrow \sqrt{OBUS};$
 $nff \leftarrow OBUS[0];$
 $vff \leftarrow (\overline{ABUS[0]} \wedge \overline{BBUS[0]} \wedge \overline{ADD[1]}(ABUS; BBUS; cin))$
 $\vee (\overline{ABUS[0]} \wedge \overline{BBUS[0]} \wedge ADD[1](ABUS; BBUS; cin));$
 $\rightarrow (1).$

6

6

$ABUS = (16T_0, IR[16:31], \overline{16T_0}, \overline{IR[16:31]}) * (\overline{IR[16]}, IR[16])$;
 $BBUS = (R_0!R_1! \dots !R_{31}) * DCD(IR[6:10])$;
 $CIN = 0$; $OBUS = ADD[1:32](ABUS; BBUS; CIN)$;
 $MA \leftarrow OBUS$. "memory-address is stored in MA".

4.01 $ADBUS = MA$; $reqd = 1$; $MD \leftarrow DBUS$. "read memory".

402 ABUS = MD; OBUS = ABUS;

$(R0!R1!\dots!R3L) * DCD(I[R[11:15]]) \leftarrow OBUS;$

$$z_{ff} \leftarrow \overline{\text{V}_0 \text{BUS}} ; n_{ff} \leftarrow \text{OBUS}[0] ; \rightarrow (4).$$

"reg. specified by F2 is loaded with memory dpts".

8

$S_{00} \text{ ABUS} = \text{IR}; \text{ OBUS} = \text{ABUS};$

(R0[16:31]! R1[16:31]! ...! R31[16:31]*DCDA(IR[11:15]))

$\rightarrow (1)$,

$\leftarrow \text{OBUS}[16:31];$

6

Instruction i: $R7 \leftarrow R5 \oplus R7$

Instruction #1 : P E 1 2 3

Instruction C+1: R5 \leftarrow R7 \oplus R5

Instruction it2: $R7 \leftarrow R5 \oplus R7$