


EE 3755, Spring 2003

Solutions of HW #6

1


EE 3755, Solutions of HW # 6

1



(2) This was done in class. See page 21
of handout entitled "Microprogram-Based
Controllers". That page is repeated below.

Implementation of the function "g"
needed for the branch microinstruction



3

③

Address in hex	Microinstruction in MICRAL
2000	$\rightarrow (IRC9)/(2006)$.
2001	$A = \overline{32T0}; B = 8T0, SP; OB = ADD; cin = 0;$ $HA \leftarrow OB.$
2002	$A = \overline{32T0}; B = 8T0, SP; OB = ADD; cin = 0; SP \leftarrow OB.$
2003	$B = AC; OB = B; HD \leftarrow OB.$
2004	WRITE.
2005	$\rightarrow (1000)$
2006	$B = 8T0, SP; OB = B; HA \leftarrow OB.$
2007	READ; $A = \overline{32T1}; B = 8T0, SP; OB = ADD;$ $cin = 0; SP \leftarrow OB.$

For the above I assumed that the microcode responsible for step 100 starts at ROM address 1000 hex.

The microcode in MICRAL responsible for Step 77 is located in ROM addresses 2004 and 2005 hex; (look above). The microcode in binary is shown below.

ROM address in hex	Microinstruction in binary
2004	0xx xxxxxx xxxxxx xxxxxx 001100 000000 ox xx 01 <div style="margin-left: 200px;"> </div>

(4)

ROM address in hex	Microinstruction in binary
2005	1xxx 00000000000011001 0001 0000 0000 0000

↑ ↑
unconditional branching binary equivalent
 of 1000 hex ,

4

I assume that after a jump register instruction, register transfer instruction, or Format B ADD instruction has been fetched, the controller went to control steps 100, 200, 300, respectively, to execute them. Also DCDA and DCDB are two 5-to-32 decoders. The execution of the format B load instruction starts at step 400, while the execution of the Load lower immediate instruction starts at step 500.

→ go to next page

⑥ ⑤

a) 100 $BBUS = (R0!R1! \dots !R31) * DCD A(IR[6:10]);$
 $OBUS = BBUS; PC \leftarrow OBUS; \rightarrow (1)$

b) 200 $BBUS = (R0!R1! \dots !R31) * DCD A(IR[6:10]);$
 $OBUS = BBUS;$
 $(R0!R1! \dots !R31) * DCD B(IR[11:15]) \leftarrow OBUS;$
 $Zff \leftarrow \sqrt{OBUS}; Nff \leftarrow OBUS[0]; \rightarrow (1).$

c)

300 $ABUS = (16TO, IR[16:31]! \overline{16TO}, IR[16:31]) * (\overline{IP[1]}, IR[0]);$
 $BBUS = (R0!R1! \dots !R31) * DCD A(IR[6:10]); Cin = 0;$
 $OBUS = ADD[1:32](ABUS, BBUS, Cin);$
 $(R0!R1! \dots !R31) * DCD B(IR[11:15]) \leftarrow OBUS;$
 $Cff \leftarrow ADD[0](ABUS, BBUS, Cin); Zff \leftarrow \sqrt{OBUS};$
 $Nff \leftarrow OBUS[0];$
 $Vff \leftarrow (ABUS[0] \wedge BBUS[0] \wedge \overline{ADD[1]}(ABUS, BBUS, Cin))$
 $\vee (\overline{ABUS[0]} \wedge \overline{BBUS[0]} \wedge ADD[1](ABUS, BBUS, Cin));$
 $\rightarrow (1).$

(6)

(d)

400 $ABUS = (16T_0, IR[16:31] \mid 16T_0, IR[16:31]) * (\overline{IR[16]}, IR[16])$.
 $BBUS = (R0!R1! \dots !R31) * DCD^A(IR[6:10])$;
 $cin = 0$; $OBUS = ADD[1:32](ABUS; BBUS; cin)$;
 $MA \leftarrow OBUS$. "memory-address is stored in MA".

401 $ADBUS = MA$; $read = 1$; $MD \leftarrow DBUS$. "read memory".

402 $ABUS = MD$; $OBUS = ABUS$;

$(R0!R1! \dots !R31) * DCD^A(IR[11:15]) \leftarrow OBUS$;

$ZFF \leftarrow \sqrt{OBUS}$; $nFF \leftarrow OBUS[0]$; $\rightarrow (1)$.

"reg. specified by F2 is loaded with memory data".

(e)

500 $ABUS = IR$; $OBUS = ABUS$;

$(R0[16:31]!R1[16:31]! \dots !R31[16:31]) * DCD^A(IR[11:15])$

$\rightarrow (1)$,

$\leftarrow OBUS[16:31]$;

(5)

Instruction i: $R7 \leftarrow R5 \oplus R7$

Instruction i+1: $R5 \leftarrow R7 \oplus R5$

Instruction i+2: $R7 \leftarrow R5 \oplus R7$