Problem 1: For the following question refer to the Intel 64 and IA-32 Architectures Software Developer’s Manual linked to the course references page. Intel 64 is an example of a CISC ISA, but not a good example because it evolved from an ISA designed for a 16-bit address space. Over the years the size of the general purpose registers increased from 16 bits to 64 bits and the number of general-purpose registers increased from 8 to 16.

(a) Show the 64-bit names of the general purpose registers provided by Intel 64. (See Chapter 3 of the manual mentioned above.)

The 64-bit names are: RAX, RBX, RCX, RDX, RSI, RDI, RBP, RSP, R8-R15.

(b) A MIPS assembly language instruction uses the same name for a register regardless of how many bits of the register we use. For example, `sb r1, 0(r2)` uses 8 bits of `r1` and `sw r1, 0(r2)` uses all 32 bits, but in both instructions we refer to `r1`. Not so in IA-32/Intel 64, in which the name of the register indicates how many bits to use. Show the names for RAX for the different sizes and positions in the register.

Parts of RAX are known as EAX (bits 0 to 31), AX (bits 0 to 15), AL (bits 0 to 7), and AH (bits 8 to 15).

Problem 2: Diagrams of the MIPS implementation for this problem can be found in EPS format at http://www.ece.lsu.edu/ee4720/2015/hw02-p3-if-mux-sol.eps and in Inkscape SVG (which can easily be edited) at http://www.ece.lsu.edu/ee4720/2015/hw02-p3-if-mux-sol.svg.

As has been pointed out in class, MIPS lacks a `bgt rs, rt, TARG` (branch greater than comparing two registers) instruction because the ISA was designed for a five-stage implementation in which the branch is resolved in ID. To resolve `bgt` in ID one would have to compare two register values starting about half-way through the cycle, something that might slow down the clock frequency.

In this problem suppose there was a `bgt` instruction in MIPS. We would like the implementation to have the same clock frequency as our `bgt`-less implementation. One way of doing that is by resolving `bgt` in EX (but still resolving the other branches in ID as they are now). If we resolve in EX we can expect a one-cycle branch penalty, as can be seen in the PED below.

```
# Cycle 0 1 2 3 4 5 6 7
bgt r1, r2, TARG IF ID EX ME WB
add r3, r4, r5 IF ID EX ME WB
xor r6, r7, r8 IF IDx

TARG:
   lw r9, 0(r10) IF ID EX ME WB
# Cycle 0 1 2 3 4 5 6 7
```

Note that `xor` is squashed in cycle 3, which is the behavior we want for a taken `bgt` (see the second subproblem below). If `bgt` were not taken then no instruction would be squashed.

(a) Modify the implementation on the next page (taken from the Homework 2 solution) so that `bgt` is resolved in EX. Note: The original assignment had a very big typo in the previous sentence: giving ID instead of EX as the stage to resolve in.

- Pay attention to cost. Assume that a magnitude comparison (e.g., greater than) is relatively costly.
- Show the control logic for `bgt`. 
Solution appears below. The `bgt` branch is taken if the `rs` register contents is greater than the `rt` register contents. Since we are resolving the branch in EX we can use the ALU to detect whether this condition is true. When a `bgt` is in ID the control logic, shown in dark yellow, chooses a greater-than operation for the ALU. A greater-than operation sets the ALU output to 1 if the upper input is strictly larger than the lower input, and to 0 otherwise. (It is like the less than operation that must be used for the `slt` instruction.) An AND gate added to the EX stage, shown in blue checks whether a `bgt` is in EX and if the condition is true (notice that the logic only needs to look at the LSB of the ALU output).

The adder computing the branch target can now get its inputs from either ID or EX, controlled by the `is BGT`\(\text{[is BGT]}\). these changes are shown in purple. The reason for using `is BGT`\(\text{[is BGT]}\) (from EX!) and not the taken bgt signal (the output of the AND gate) is timing. `is BGT`\(\text{[is BGT]}\) is available at the beginning of EX, giving the adder plenty of time. The bgt taken signal is available near the end of EX (since it depends on the ALU output), so it would be too late to start computing the target address.

Because the same adder is used for ID- and EX-stage branches no changes need to be made to the IF-stage mux. However, we do need to add a condition for selecting input 01\(\text{[01]}\), that’s shown with the green OR gate which merges the ID-stage or EX-stage condition. (Fortunately for us, MIPS disallows two consecutive branches. Otherwise, a branch in ID would have to stall if there was a taken `bgt` in EX.)

An alternative solution is to compute the target address in ID and pass it to EX, that is discussed further below.

Grading Notes.

In some solutions the `is BGT`\(\text{[is BGT]}\) logic is in EX, with its input connected to a new ID/EX, IR pipeline latch. Adding a 32-bit pipeline latch is more expensive than adding just one bit. Of course, one only really needs to send the `opcode` field, but if a solution does not explicitly state that it, is at risk of having points deducted for waste.

(b) If `bgt` is taken an instruction will have to be squashed. (Because `bgt` has just one delay slot, just like all the other branches.) Add logic so that a one-bit signal `sq` (squash) is delivered to ID when the instruction in ID needs to be squashed due to a taken `bgt`.

The logic for the squash signal is shown in red. It is the `bgt` taken signal sent to the new IF/ID, SQ pipeline latch.
Compute target address using imm and NPC from EX if bgt taken.

Send taken bgt signal to IF/ID so that it arrives at ID in the next cycle, labeled SQ.

Detect taken bgt in EX, ALU does > comparison.

Avoid wait for condition.

Control logic emits an ALU gt op for bgt.
In an alternative design, the target computed in ID is passed to EX, where it is used for taken bgt instructions. That design appears below. This alternative design is more costly because the 32 bits of new pipeline latch and 32 bits of mux input are more costly than the 30 + 16 bits of mux input for the shared adder used in the first solution.

Save target address computed in ID, use it in EX if bgt taken.

Send taken bgt signal to IF/ID so that it arrives at ID in the next cycle, labeled SQ.

Detect taken bgt in EX, ALU does > comparison.

Control logic emits an ALU gt op for bgt.