EE 2720
Handout # 17
Decoders

General definition: A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes are different. The input code has generally fewer bits than the output code, and there is a one-to-one mapping from input code words into output code words. In a one-to-one mapping, each input code word produces a different output code word.

The most common decoder circuit is an n-to-2 decoder or binary decoder. Such a decoder has a n-bit binary input code and a 1-out-of-\(2^n\) output code (this decoder has \(n\) inputs and \(2^n\) outputs). A binary decoder is used when you need to activate exactly one of \(2^n\) outputs based on an n-bit input value (n-bit input combination).

Let me show you, as an example, a 3-to-8 decoder. This decoder has three inputs \(a, b, c\) and eight outputs \(y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7\). This decoder generates all the minterms of the three input variables \(a, b, c\). Exactly one of the output lines \(y_0, y_1, \ldots, y_7\) will be 1 for each combination of the values of the input variables \(a, b, c\). Figure 1 (on next page) shows the 3-to-8 decoder, while Table 2 (on next page) shows the truth table of the 3-to-8 decoder.
Figure 1: A 3-to-8 decoder.

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>y0</th>
<th>y1</th>
<th>y2</th>
<th>y3</th>
<th>y4</th>
<th>y5</th>
<th>y6</th>
<th>y7</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>011</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>100</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>101</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>110</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>111</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

Table 1: Truth table of the 3-to-8 decoder.

As another example, consider a 4-to-16 decoder which is shown in Figure 2 on next page. This decoder has four inputs \( a, b, c, d \) and 16 outputs \( y_0, y_1, y_2, y_3, y_4, y_5, y_6, y_7, y_8, y_9, y_{10}, y_{11}, y_{12}, y_{13}, y_{14}, y_{15} \). Again, this decoder generates all the minterms of the four input variables \( a, b, c, d \) and of course, like before, exactly one of the outputs of the decoder namely \( y_0, y_1, \ldots, y_{15} \) will be 1 for each com-
bination of the values of the input variables \( a, b, c, d \). For example, if \( abcd = 0000 \), then \( y_0 = 1 \) (and all other \( y \)'s are 0), so \( y_0 = a' \cdot b' \cdot c' \cdot d' = \text{minterm } 0 \) if \( abcd = 0001 \), then \( y_1 = 1 \) and all other \( y \)'s are 0, so \( y_1 = a' \cdot b \cdot c' \cdot d = \text{minterm } 1 \), if \( abcd = 0010 \), then \( y_2 = 1 \) and all other \( y \)'s are 0, so \( y_2 = a' \cdot b \cdot c \cdot d' = \text{minterm } 2 \), etc. . . . . if \( abcd = 1111 \), then \( y_{15} = 1 \) and all other \( y \)'s are 0, so \( y_{15} = a \cdot b \cdot c \cdot d = \text{minterm } 15 \). Figure 2 follows:

Figure 2: A 4-to-16 decoder. Here I do not provide algebraic expressions for the minterms, but I am sure you can easily derive them. I gave you four of these at the top of this page anyway. So if you want, get the rest. You can easily get a truth table for the 4-to-16 decoder so do it if you want.
Note: One can very easily obtain realizations for the 3-to-8 and 4-to-16 decoders based on inverters and AND gates. Do it if you want. It is very simple.

In general, an \( n \)-to-\( 2^n \) decoder generates all \( 2^n \) minterms (or maxterms) of the \( n \) input variables. Why did I say maxterms? Refer to handout #8. Then you might remember that maxterm \( i = (\text{minterm } i)' \). So if we complement the outputs of the decoder, we get maxterms instead of minterms. Since a decoder can generate all \( 2^n \) minterms or maxterms of a logic function, a decoder can implement any logic function. Recall that any logic function can be written as a canonical sum, which is a sum of minterms or as a canonical product, which is a product of maxterms. Above I said that we can complement the outputs of a decoder to get maxterms. This is denoted by bubbles at the output as shown in Figure 3 below:

![Diagram of a 3-to-8 decoder with complemented outputs]

**Figure 3:** A 3-to-8 decoder with complemented outputs.
Note: A decoder with complemented outputs (like the one of fig. 3 of the previous page) is such that exactly one of its outputs is 0 for each combination of the values of the input variables. For example, referring to the 3-to-8 decoder of fig. 3 of previous page, if \(abc=000\), then \(Y_0 = 0\) and all other \(Y_i\)s are 1, if \(abc=001\), then \(Y_1 = 0\) and all other \(Y_i\)s are 1, etc..., if \(abc=111\), then \(Y_7 = 0\) and all other \(Y_i\)s are 1.

The detailed implementation of the decoder of figure 3 of the previous page (or any decoder with complemented outputs) is based on NAND gates as shown in figure 4 below; (fig. 4 shows the decoder of fig. 3).

\[Y_0 = (a' \cdot b' \cdot c')' = (\text{minterm} 0)' = \overline{m_{\text{exterm} \cdot 0}}.\]
\[Y_1 = (a' \cdot b \cdot c')' = (\text{minterm} 1)' = m_{\text{exterm} 1}.\]
\[Y_2 = (a' \cdot b' \cdot c)' = (\text{minterm} 2)' = m_{\text{exterm} 2}.\]
\[Y_7 = (a \cdot b \cdot c)' = (\text{minterm} 7)' = m_{\text{exterm} 7}.\]

Figure 4: A realization of a 3-to-8 decoder with complemented outputs based on inverters and NAND gates. Here we can replace the inverters with NAND gates so that the realization will be based on only NAND gates.
Note: NAND gates are cheaper and faster so they are preferred.

Note: I will call the decoders of figures 1 and 2 as decoders with uncomplemented outputs, while the decoder of figure 3 as a decoder with complemented outputs.

I will now show you examples of implementing logic functions with decoders. In the examples below, I will denote minterm \( i \) by \( m_i \) and maxterm \( i \) by \( M_i \) (just notations; nothing more).

**Example:** Using a decoder with complemented outputs and any other components that you need, implement the logic functions \( F = \Sigma a_2'b_3c_5d_4(1,3,4) \) and \( G = \Sigma a_2'b_3c_5d_4(4,7,9) \).

**Answer:** We have:

\[
F = \text{minterm } 1 + \text{minterm } 2 + \text{minterm } 4 = m_1 + m_2 + m_4 = (m_1' \cdot m_2' \cdot m_4')' = (\text{maxterm } 1 \cdot \text{maxterm } 2 \cdot \text{maxterm } 4)' = (M_1' \cdot M_2' \cdot M_4').
\]

Regarding function \( G \) we have:

\[
G = \text{minterm } 4 + \text{minterm } 7 + \text{minterm } 9 = m_4 + m_7 + m_9 = (m_4' \cdot m_7' \cdot m_9')' = (\text{maxterm } 4 \cdot \text{maxterm } 7 \cdot \text{maxterm } 9)' = (M_4' \cdot M_7' \cdot M_9').
\]

The implementations of the functions \( F \) and \( G \) are shown in figure 5 on the next page.
Figure 5: Implementation of the logic functions $F = \Sigma a_0 b_3 c_3 d (1, 3, 5, 7)$ and $G = \Sigma a_0 b_3 c_3 d (4, 7, 9)$ using a 4-to-16 decoder with complemented outputs and two 3-input NAND gates. These are NAND-NAND implementations.

**Example 2:** Using a decoder with complemented outputs and any other components that you need, implement the logic function $G = \Pi a_0 b_3 c (1, 3, 5, 7)$. 

**Answer:** We have:

$G = \Pi a_0 b_3 c (1, 3, 5, 7) = maxterm 1 \cdot maxterm 3 \cdot maxterm 5 \cdot maxterm 7 = M_1 \cdot M_3 \cdot M_5 \cdot M_7$. The implementation of the function $G$ is shown in figure 6 on the next page.
Figure 6: Implementation of the logic function \( G = \Pi_{a,b,c}(1,3,5,7) \) using a 3-to-8 decoder with complemented outputs and one 4-input AND gate.

Example 3: Using a decoder with uncomplemented outputs and any other components that you need, implement the logic function \( F = \Sigma_{x_0,x_1}\overline{x_2}(1,3,5,7) \).

Answer: We have:
\[
F = \Sigma_{x_0,x_1}\overline{x_2}(1,3,5,7) = \\
minterm_1 + minterm_2 + minterm_5 + minterm_7 = \\
m_1 + m_2 + m_5 + m_7. \]
The implementation of \( F \) is shown in Figure 7 below:

Figure 7: Implementation of \( F = \Sigma_{x_0,x_1}\overline{x_2}(1,3,5,7) \) using a 3-to-8 decoder with uncomplemented outputs and one 4-input OR gate.
Example 4: Using a decoder with uncomplemented outputs and any other components that you need, implement the logic function \( F = \Pi x_0 y_1 z_2 (1, 3, 5, 7) \).

Answer: We have:
\[
F = \Pi x_0 y_1 z_2 (1, 3, 5, 7) = \Sigma x_0 y_1 z_2 (0, 3, 5, 6) = m_0 + m_3 + m_4 + m_6.
\]
The implementation of \( F \) is shown in Figure 8 below:

![Diagram](image)

Figure 8: Implementation of \( F = \Pi x_0 y_1 z_2 (1, 3, 5, 7) \) using a 3-to-8 decoder with uncomplemented outputs and one 4-input OR gate.

Example 5: Using a decoder with uncomplemented outputs and any other components that you need, implement the logic function \( F = (a + b) \cdot (a + c) \cdot (b + c) \).

Answer: Since a decoder with uncomplemented outputs generates the minterms, we have to express \( F \) as a canonical sum which means a sum of minterms; \( F \) is not in canonical sum neither in canonical product form. Since \( F \) is given as a product-of-sums expression, it is probably easier to obtain the canonical product from which we can very easily get the canonical sum. We have:
\[ F = (a+b) \cdot (a+c) \cdot (b+c) = (a+b+c \cdot c') \cdot (a+c+b \cdot b') \cdot (b+c+a \cdot a') = (a+b+c) \cdot (a+b+c') \cdot (a+b+c) \cdot (a+b+c') = (a+b+c') \cdot (a+b+c) = \Sigma a \cdot b \cdot c \cdot \{3, 5, 6, 7\} \]

We have now obtained the canonical sum for \( F \) so we can show the implementation. The implementation of \( F \) is shown in Figure 9 below:

**Figure 9: Implementation of \( F = (a+b) \cdot (a+c) \cdot (b+c) \) using a 3-to-8 decoder with uncomplemented outputs and one 4-input OR gate.**

**Note:** In the above derivation, I used theorem (18).

**Example 6:** Repeat the problem of example 5 but now use a decoder with complemented outputs. 
**Answer:** Since a decoder with complemented outputs generates the maxterms, we have to use the canonical product expression for \( F \) that we obtained in example 5 above. What we get is...
F = \overline{T}a \overline{b} \overline{c}(0, 5, 3, 4). The implementation of \( F \) is shown in Figure 10 below:

\[
\begin{align*}
&\alpha \quad 3\text{-to-8 decoder} \\
&\beta \quad \text{with complemented outputs (CIT generates the 8 maxterms)} \\
&c \quad F = (a+b) \cdot (a+c) \cdot (b+c) \\
&\quad y_0 = m_0 \\
&\quad y_1 = m_1 \\
&\quad y_2 = m_2 \\
&\quad y_3 = m_3 \\
&\quad y_4 = m_4 \\
&\quad y_5 = m_5 \\
&\quad y_6 = m_6 \\
&\quad y_7 = m_7
\end{align*}
\]

Figure 10: Implementation of \( F = (a+b) \cdot (a+c) \cdot (b+c) \) using a 3-to-8 decoder with complemented outputs and one 4-input AND gate.

An interesting decoder follows. This is not an \( n\)-to-\( 2^n \) decoder. This decoder is called the Seven-Segment Decoder.

- **Seven-Segment Decoder**

  A seven-segment decoder is a 4-input 7-output logic circuit. Its inputs are named \( A, B, C, D \) and represent the ten BCD digits: \( C_0, 1, \ldots, 8, 9 \). Its outputs are \( a, b, c, d, e, f, g \). Consider the seven-segment display shown in Figure 11 below:

\[
\begin{align*}
&\overline{a} \quad \overline{g} \quad \overline{b} \\
&\overline{f} \quad a \quad \overline{c} \\
&\overline{e} \quad \overline{d} \quad \overline{c}
\end{align*}
\]

Figure 11: The seven-segment display.
with the seven-segment display of fig. 11 of the previous page we can represent all the ten decimal digits 0, 1, 2, ..., 9, by illuminating the appropriate segments \( a, b, c, d, e, f, g \). For example, if we illuminate segments \( a, b, c \) we represent digit 1, if we illuminate all seven segments we represent digit 8 etc. If an output between the outputs \( g, f, e, d, c, b, a \) is 1 (output of the decoder circuit I mean), then the segment with the same name gets illuminated. For example, when output \( a = 1 \), then segment \( a \) gets illuminated, when output \( b = 1 \), then segment \( b \) gets illuminated, when output \( g = 1 \), then segment \( g \) gets illuminated etc. The ten decimal digits 0, 1, 2, ..., 9 composed out of the seven segments \( a, b, c, d, e, f, g \) are shown in figure 12 below:

\[
0 \quad 1 \quad 2 \quad 3 \quad 4 \quad 5 \quad 6 \quad 7 \quad 8 \quad 9
\]

**Figure 12:** The ten decimal digits composed out of the seven segments \( a, b, c, d, e, f, g \).

Note: The seven-segment decoder is used in watches, calculators, and instruments to display decimal data. The truth table for the seven-segment decoder describing the relationship between inputs \( A, B, C, D \) and outputs \( a, b, c, d, e, f, g \) is shown in table 2 on the next page.
Table 2: Truth table for the seven-segment decoder. For input combinations DCBA 1010, 1011, ... 1111, the outputs a, b, c, d, e, f, g are don't cares because input combinations 1010, 1011, ... 1111 do not represent BCD digits, so we don't care what the values of the outputs are for these input combinations.

We are now going to obtain simplified sum-of-products expressions for a, b, c, d, e, f, g, using Karnaugh maps. These Karnaugh maps are shown in figures 13, 14, 15, 16, 17, 18, 19.

![Karnaugh map for the output a of the seven-segment decoder.](image)
The karnaugh map of fig. 13 of the previous page gives the following simplified sum-of-products expression for the output a shown in equation (1) below:

\[ a = D + C \cdot A' + B \cdot A + C \cdot A \]  

(1)

Fig. 14: Karnaugh map for the output b of the seven-segment decoder.

Fig. 15: Karnaugh map for the output c of the seven-segment decoder.

From the karnaugh maps of figures 14, 15, we get the following simplified sum-of-products expressions for the outputs b and c shown in equations (2), (3) below:

\[ b = C' + B \cdot A + B \cdot A' \]  

(2)

\[ c = C + D + A + B \]  

(3)

Fig. 16: Karnaugh map for the output d of the seven-segment decoder.

Fig. 17: Karnaugh map for the output e of the seven-segment decoder.
From the Karnaugh maps of figures 16, 17, we get the following simplified sum-of-products expressions for the outputs d and e shown in equations (4), (5) below:

\[ d = c' \cdot b + b' \cdot a' + c \cdot b' \cdot a + c' \cdot a' \]  

(4)

\[ e = b' \cdot a' + c' \cdot a' \]  

(5)

Fig 18: Karnaugh map for the output f of the seven-segment decoder.

From the Karnaugh maps of figures 18, 19 above, we get the following simplified sum-of-products expressions for the outputs f and g shown in equations (6), (7) below:

\[ f = d + c' \cdot a' + b' \cdot a' + c \cdot b' \]  

(6)

\[ g = d + b \cdot a' + c' \cdot b + c' \cdot b' \]  

(7)

Fig 19: Karnaugh map for the output g of the seven-segment decoder.

From equations (4), (2), (3), (4), (5), (6), (7), we get the following simplified AND-OR realization for the seven-segment decoder shown in figure 20 on the next pages:
Figure 20: Simplified AND-OR realization for the seven-segment decoder. I hope I got it correct. It is a complicated figure. By applying the graphical approach (bubbles etc), you can very easily transform the logic circuit of Figure 20 into one that relies only on NAND gates. Do it if you want.
Note: I am not sure if the sum-of-products expressions that I got in equations (4), (2), (3), (4), (5), (6), (7) are minimal sums. I just did not check!! Please check and obtain minimal sums for the outputs a, b, c, d, e, f, g (if these are not minimal sums already). You know how to do this by now.

of-sums expressions for the outputs a, b, c, d, e, f, g of the Seven-segment decoder. (I might assign this as a homework problem later; you know how to do it by now.)