



Reconfigurable Architectures Workshop (RAW) 2015

May 25, 2015, Hyderabad, India

8:00-8:15 am	Registration										
8:15-8:30 am	Opening Remarks										
8:30-9:30 am	Keynote: FPGAs for Telecom and Graph Analytics Viktor K. Prasanna, University of Southern California										
9:30-10:00 am	Coffee Break										
10:00-11:40 am	Session 1: Runtime and Tools for Partially Reconfigurable FPGA-Based Systems Chair: TBA <table border="1"> <tr> <td>Mini-NOVA: A Lightweight ARM-based Virtualization Microkernel Supporting Dynamic Partial Reconfiguration</td> <td>T. Xia, J. C. Prévotet and F. Nouvel</td> </tr> <tr> <td>Real-Time Multiprocessor Architecture for Sharing Stream Processing Accelerators</td> <td>B. Dekens; M. Bekooij and G. Smit</td> </tr> <tr> <td>Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs</td> <td>A. Morales-Villanueva and A. Gordon-Ross</td> </tr> <tr> <td>Relocation-Aware Floorplanning for Partially-Reconfigurable FPGA-based Systems</td> <td>M. Rabozzi, R. Cattaneo, T. Becker, W. Luk and M. Santambrogio</td> </tr> </table>	Mini-NOVA: A Lightweight ARM-based Virtualization Microkernel Supporting Dynamic Partial Reconfiguration	T. Xia, J. C. Prévotet and F. Nouvel	Real-Time Multiprocessor Architecture for Sharing Stream Processing Accelerators	B. Dekens; M. Bekooij and G. Smit	Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs	A. Morales-Villanueva and A. Gordon-Ross	Relocation-Aware Floorplanning for Partially-Reconfigurable FPGA-based Systems	M. Rabozzi, R. Cattaneo, T. Becker, W. Luk and M. Santambrogio		
Mini-NOVA: A Lightweight ARM-based Virtualization Microkernel Supporting Dynamic Partial Reconfiguration	T. Xia, J. C. Prévotet and F. Nouvel										
Real-Time Multiprocessor Architecture for Sharing Stream Processing Accelerators	B. Dekens; M. Bekooij and G. Smit										
Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs	A. Morales-Villanueva and A. Gordon-Ross										
Relocation-Aware Floorplanning for Partially-Reconfigurable FPGA-based Systems	M. Rabozzi, R. Cattaneo, T. Becker, W. Luk and M. Santambrogio										
11:40 am-12:10 pm	Interactive Session										
12:10-1:10 pm	Lunch										
1:10-1:35 pm	Short Paper Introduction Session Chair: TBA <table border="1"> <tr> <td>An Automated High-level Design Framework for Partially Reconfigurable FPGAs</td> <td>R. Kumar and A. Gordon-Ross</td> </tr> <tr> <td>Intermediate-Level Synthesis of a Gauss-Jordan Elimination Linear Solver</td> <td>M. A. Daigneault and J. P. David</td> </tr> <tr> <td>K-Ways Partitioning of Polyhedral Process Networks: a Multi-Level Approach</td> <td>R. Cattaneo, M. Moradmand, D. Sciuto and M. Santambrogio</td> </tr> <tr> <td>Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing</td> <td>C. Herglotz, J. Seiler, A. Kaup, A. Hendricks, M. Reichenbach and D. Fey</td> </tr> <tr> <td>Adaptive Reconfigurable Architecture for Image Denoising</td> <td>K. Hegde, V. Kulkarni, R. Harshvardhan and S. David</td> </tr> </table>	An Automated High-level Design Framework for Partially Reconfigurable FPGAs	R. Kumar and A. Gordon-Ross	Intermediate-Level Synthesis of a Gauss-Jordan Elimination Linear Solver	M. A. Daigneault and J. P. David	K-Ways Partitioning of Polyhedral Process Networks: a Multi-Level Approach	R. Cattaneo, M. Moradmand, D. Sciuto and M. Santambrogio	Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing	C. Herglotz, J. Seiler, A. Kaup, A. Hendricks, M. Reichenbach and D. Fey	Adaptive Reconfigurable Architecture for Image Denoising	K. Hegde, V. Kulkarni, R. Harshvardhan and S. David
An Automated High-level Design Framework for Partially Reconfigurable FPGAs	R. Kumar and A. Gordon-Ross										
Intermediate-Level Synthesis of a Gauss-Jordan Elimination Linear Solver	M. A. Daigneault and J. P. David										
K-Ways Partitioning of Polyhedral Process Networks: a Multi-Level Approach	R. Cattaneo, M. Moradmand, D. Sciuto and M. Santambrogio										
Estimation of Non-Functional Properties for Embedded Hardware with Application to Image Processing	C. Herglotz, J. Seiler, A. Kaup, A. Hendricks, M. Reichenbach and D. Fey										
Adaptive Reconfigurable Architecture for Image Denoising	K. Hegde, V. Kulkarni, R. Harshvardhan and S. David										
1:35-3:15 pm	Session 2: Applications and Special Purpose Architectures with Reconfigurable Hardware Chair: TBA <table border="1"> <tr> <td>High-Throughput Online Hash Table on FPGA</td> <td>D. Tong, S. Zhou and V. K. Prasanna</td> </tr> <tr> <td>GraphMMU: Memory Management Unit for Sparse Graph Accelerators</td> <td>N. Kapre, J. Han, P. Moorthy and Siddhartha</td> </tr> <tr> <td>Adaptive Recursive Doubling Algorithm for Collective Communication</td> <td>O. Arap, M. Swamy, G. Brown and B. Himebaugh</td> </tr> <tr> <td>Accelerating Large-Scale Single-Source Shortest Path on FPGA</td> <td>S. Zhou, C. Chelmis and V. K. Prasanna</td> </tr> </table>	High-Throughput Online Hash Table on FPGA	D. Tong, S. Zhou and V. K. Prasanna	GraphMMU: Memory Management Unit for Sparse Graph Accelerators	N. Kapre, J. Han, P. Moorthy and Siddhartha	Adaptive Recursive Doubling Algorithm for Collective Communication	O. Arap, M. Swamy, G. Brown and B. Himebaugh	Accelerating Large-Scale Single-Source Shortest Path on FPGA	S. Zhou, C. Chelmis and V. K. Prasanna		
High-Throughput Online Hash Table on FPGA	D. Tong, S. Zhou and V. K. Prasanna										
GraphMMU: Memory Management Unit for Sparse Graph Accelerators	N. Kapre, J. Han, P. Moorthy and Siddhartha										
Adaptive Recursive Doubling Algorithm for Collective Communication	O. Arap, M. Swamy, G. Brown and B. Himebaugh										
Accelerating Large-Scale Single-Source Shortest Path on FPGA	S. Zhou, C. Chelmis and V. K. Prasanna										
3:15-4:00 pm	Interactive Session and coffee break										
4:00-5:40 pm	Session 3: New Architectures and Performance Evaluation for Reconfigurable Computing Chair: TBA <table border="1"> <tr> <td>Experiences with Compiler Support for Processors with Exposed Pipelines</td> <td>N. Jensen, P. Schleuniger, A. Hindborg, M. Walter and S. Karlsson</td> </tr> <tr> <td>An Architecture for Configuring an Efficient Scan Path for a Subset of Elements</td> <td>A. Ashrafi and R. Vaidyanathan</td> </tr> <tr> <td>Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA</td> <td>S. Singapura, A. Panangadan and V. K. Prasanna</td> </tr> <tr> <td>Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision Reduction</td> <td>N. Kapre and L. H. Hui</td> </tr> </table>	Experiences with Compiler Support for Processors with Exposed Pipelines	N. Jensen, P. Schleuniger, A. Hindborg, M. Walter and S. Karlsson	An Architecture for Configuring an Efficient Scan Path for a Subset of Elements	A. Ashrafi and R. Vaidyanathan	Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA	S. Singapura, A. Panangadan and V. K. Prasanna	Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision Reduction	N. Kapre and L. H. Hui		
Experiences with Compiler Support for Processors with Exposed Pipelines	N. Jensen, P. Schleuniger, A. Hindborg, M. Walter and S. Karlsson										
An Architecture for Configuring an Efficient Scan Path for a Subset of Elements	A. Ashrafi and R. Vaidyanathan										
Performance Modeling of Matrix Multiplication on 3D Memory Integrated FPGA	S. Singapura, A. Panangadan and V. K. Prasanna										
Enhancing Speedups for FPGA Accelerated SPICE through Frequency Scaling and Precision Reduction	N. Kapre and L. H. Hui										
5:40-6:10 pm	Interactive Session										
6:10-6:30 pm	Closing Remarks										