



### Automated RTR Temporal Partitioning for Reconfigurable Embedded Real-Time System Design

### C. Tanougast, Y. Berviller, P. Brunet and S. Weber L. I. E. N.

Laboratoire d'Instrumentation Electronique de Nancy Faculté des Sciences de Nancy I, BP239 54506 Vandoeuvre-lès-Nancy, cedex, France

> e-mail: philippe.brunet@lien.uhp-nancy.fr

#### Outline

I. Introduction

**II.** Automatic RTR temporal partitioning

**III.** Application example

**IV. Conclusion & Future Works** 

#### I. Introduction

 Application development approach Application specific system
 design approach



Minimize total processing time, memory bandwidth or number of reconfigurations Minimize area of the reconfigurable array which implements the datapath of the application

#### Purposes



#### Silicon area for a same operator type in different technologies

#### Purposes

- → Optimization of the FPGA logic resources
- Prevent memory bandwidth overhead
- → Respect of a Time Constraint
  - → Speed up conception choices

# Computer aided method to maximize efficiency of reconfigurable hardware

#### How to partition in RTR?



#### How to partition in RTR ?

#### How many temporal partitions are possible ?

#### Where are the partition boundaries ?

#### Outline

#### I. Introduction

**II.** Automatic RTR temporal partitioning

**III.** Application example

**IV. Conclusion & Future Works** 

#### **Automation using Operator Library**





#### **Characterization of operators**

#### 1. Resources of operators



#### **Characterization of operators**



#### **Automation using Operator Library**



#### **Estimation of DFG performances**



#### **Evaluation of partitions number**

V, N, T <= constants

G <= DFG C <= 0 TO <= 0 //Capture constant parameters of
//target and constraints
// DFG capture of the application
// Total area variable
//Maximal operator execution time

 $\underline{for} \text{ each node NDi } \underline{in} \text{ G}$   $TO \le \max (TO, NDi.t_i)$   $C \le C + NDi.Area$   $\underline{end for}$   $n \le T / [(N \cdot TO) + rt()]$   $C_n \le C / n$ 

//return current max execution time
//add area of current node

// compute n and C<sub>n</sub>

**n** : number of partitions,

Cn: optimal area on each partition

#### **Partition number discussion**

1) $\underline{n > 2:}$ Possible RTR partitioningInteger part of  $n \rightarrow$  number of partitions

2)n < 2: RTR partitioning is not possible. If n > 1: Only static implementation is possible.

*If n < 1:* To ensure the constraint it is necessary to modify the algorithm to add a processing parallelism. Integer part of **1/n** gives the degree of processing parallelism.

#### **Automation using Operator Library**







I. INTRODUCTION II. Automatic RTR temporal partitioning III. Application example IV. Conclusion

RAW03 NICE - FRANCE 22 april 2003

#### **Final partitioning (refinement)**



After this first partitioning step, our tool allow to move manually or automatically the splitting boundary to reduce future needs of memory bandwidth.

The automated refinement is limited in an adjustable neighborhood of the first splitting to keep future partition's area as homogeneous as possible.

This refinement is done by finding the local minimum of the bus width sum computed before along the DFG.

#### Configuration and memories controller



I. INTRODUCTION II. Automatic RTR temporal partitioning III. Application example IV. Conclusion

RAW03 NICE - FRANCE 22 april 2003

#### Outline

#### I. Introduction

#### **II.** Automatic RTR temporal partitioning

#### **III.** Application example

#### **IV. Conclusion & Future Works**

#### Hardware plate-form

#### « ARDOISE » reconfigurable module



# ATMEL AT40K40 FPGA 2304 cells, 1365 cells/ms

# Two scratch memories 256K x 32



#### Implementation example

Partition	Total number of Cells	Operator execution time (ns)	Total reconfigura tion time (µs)	Partition processing time (ms)
1	225	27.1	173	7.1
2	241	38.7	180	10.15
3	248	38.7	180	10.15
4	294	37.8	190	9.91

#### **Implementation example**



#### Outline

#### I. Introduction

**II.** Automatic RTR temporal partitioning

**III.** Application example

**IV. Conclusion & Future Works** 

#### **Conclusion & Future Works**

# We propose a temporal partitioning methodology and tool which:

- → Leads to Better usage of the logical area:
  - Increase the logic efficiency,
  - Reduction of physical parameters (area),
  - Keep application flexibility provided by FPGAs
- Help designer to:
  - Quickly specify his architecture needs
  - Quickly estimate if his application can be implemented on his platform.

#### → Can be used for SoC including FPGA array

More work is needed to simplify RTR design flow :

- → Auto-Synthesis of memory and configuration controller
  - Auto-generation of the VHDL code associated with each partition.
    - Give an estimation of the power consumption and include it in the partitioning.
- → Studying and including non-regular DFG





## Thank you for your attention.

RAW03 NICE - FRANCE 22 april 2003





### Automated RTR Temporal Partitioning for Reconfigurable Embedded Real-Time System Design

### C. Tanougast, Y. Berviller, P. Brunet and S. Weber L. I. E. N.

Laboratoire d'Instrumentation Electronique de Nancy Faculté des Sciences de Nancy I, BP239 54506 Vandoeuvre-lès-Nancy, cedex, France

> e-mail: philippe.brunet@lien.uhp-nancy.fr