Ν	am	e

Digital Design Using Verilog EE 4702-1 Midterm Examination

 $16 \ {\rm March} \ 2001 \quad 8{:}40{-}9{:}30 \ {\rm CST}$ 

Problem 1 \_\_\_\_\_ (30 pts)


- Problem 2 \_\_\_\_\_ (25 pts)
- Problem 3 \_\_\_\_\_ (35 pts)
- Problem 4 \_\_\_\_\_ (10 pts)

Exam Total \_\_\_\_\_ (100 pts)

Alias

Good Luck!

Problem 1: Complete the Verilog behavioral description below so that it operates as follows. Compute 32-bit output eq\_time so that it is the number of consecutive positive edges of input clk for which 32-bit inputs siga and sigb remain equal. The counting should start on the first positive edge of clk after siga becomes equal to sigb; the count starts at zero at the moment they become equal, and while they remain equal the count is incremented at each positive edge. The count should go back to zero at the first positive edge of clk after siga becomes unequal to sigb. The count goes to zero even if siga and sigb become equal again before the positive edge. Sample output appears in the timing diagram below. (30 pts)



module monitor(eq\_time, siga, sigb, clk); input siga, sigb, clk; output eq\_time; // Don't forget to declare port types.

endmodule

Don't get bogged down: There are eight more problems, some can be answered quickly.

Problem 2: Complete the following timing diagram problems.

(a) Complete the timing diagram below. (15 pts)

(b) Complete the timing diagram below. Be sure to clearly indicate when a signal value changes. (10  $\rm pts)$ 

```
module timing();
   integer a, b, c, d;
   initial begin
      a = 0;
      b = 10;
      c = 20;
      d <= #0 3;
      d = 30;
      d <= #1 300;
      d <= #2 3000;
      #1;
      b = 100;
      c <= 200;
      a <= #5 b + c;
      #1;
      b = 1000;
      c <= 2000;
      #10;
   end
```

endmodule

Time	C	) 2	<b>2</b> 4	4 6	5 8	3 1	10
a							
b							
с							
d							

Problem 3: Answer each question below. Some can be answered quickly, try answering those questions first.

(a) The match\_count\_x modules below are supposed to count the number of times input symbol is the same as input targ. Output count should be incremented if symbol is the same as targ after a change in symbol. Most or all of the modules below don't work properly. For each non-working module describe the problem and how it is simulated. It is important to describe how the incorrect Verilog is simulated and why it is wrong.

Port declarations and initializations are not shown, but assume they are present and correct. Behavior for unknown and high-impedance values is undefined. In other words, the problems are **not** related to declarations, initialization, or unknown values. (10 pts)

```
module count_match_1(count,symbol,targ); // Declarations and init. not shown.
```

```
always wait( symbol == targ ) count = count + 1;
```

endmodule

```
module count_match_3(count,symbol,targ); // Declarations and init. not shown.
```

```
always #10 if ( symbol == targ ) count = count + 1;
```

endmodule

```
module count_match_4(count,symbol,targ); // Declarations and init. not shown.
```

always @( symbol == targ ) count = count + 1;

endmodule

(b) Show how each of the three adders below can be used in the module use\_adders to add seven to input a. Do not modify the adders themselves. (10 pts)

```
module adder1(x,a,b);
   input a, b;
   output x;
   wire [31:0] a, b;
   wire [31:0] x = a + b;
endmodule
module adder2(x,a);
   input a;
   output x;
   parameter b = 0;
   wire [31:0] a;
   wire [31:0] x = a + b;
endmodule
module adder3(x,a);
   input a;
   output x;
   wire [31:0] a;
   wire [31:0] x = a + 'b;
endmodule
module use_adders(x_1,x_2,x_3,a);
   input a;
   output x_1, x_2, x_3; // Each output should be a + 7
   // Use adder1, adder2, and adder3 to generate respective x_ outputs.
```

endmodule

(c) Show the values that will be assigned in each assignment to  $\mathbf{r}$ . Variables  $\mathbf{a}$ ,  $\mathbf{c}$ , and  $\mathbf{r}$  are six-bit registers. (5 pts)

a = 6'b101010; c = 6'bx1x0x1; r = & a; r = | a; r = ^ a; r = & c; r = | c; r = ^ c;

(d) Do the two code fragments below do the same thing? If not, how do they differ? (5 pts)

```
// Fragment A.
if ( foo > bar ) x = x + 1; else y = y + 1;
// Fragment B.
case ( foo > bar )
   1: x = x + 1;
   default: y = y + 1;
endcase
```

(e) Why can't the following increment macro be re-written as a function or task in Verilog 95? (5 pts)

```
'define incr(a) a=a+1
// ...
// Sample uses of macro.
for (i=0; i<10; 'incr(i)) x = x + y;
for (j=0; j<10; 'incr(j)) begin foo(j); k = k + x; end</pre>
```

Problem 4: The module below counts the number of five's and nine's appearing at input c. Explain exactly when five's and nine's are counted (start cycle and end cycle), and describe any restrictions on the counts. (10 pts)

```
module yet_another_symbol_counter(fives, nines, c);
   input c;
   output fives, nines;
   wire [7:0] c;
   reg [31:0] fives, nines;
   initial fork
      begin
         fives = 0;
         nines = 0;
      end
      #50 fork:A
         repeat ( 42 ) @( c ) if ( c == 5 ) fives = fives + 1;
         #100 disable A;
      join
      #70 fork:B
         forever Q(c) if (c == 9) nines = nines + 1;
         #200 disable B;
      join
   join
endmodule
```