The Tera Computer System

Robert Alverson

David Callahan Allan Porterfield Daniel Gummings Burton Smith Bri an Kobl enz

Tera Computer Company Seattle, Washington USA

1 Introduction

even has strong support for implementing non languages like Lisp and Prolog and highly ap

The Tera architecture was designed with sevel rand grand and regressing the Sisal and Id. jor goals in mind. First, it needed to be suxitipaibric gfe all was ease of compiler implement a very high speed implementations, i.e., admidughshretinstruction set does have a few un clock period and be scalable to many proqqqqqqqtsqqrsth. The sdo not seem to pose unduly hard j goal will be achieved; a maximum configuration pet ctobee generator. There are no register first implementation of the architecture dwirlds hang 256nstraints and only three addres processors, 512 memory units, 256 I/O cackon and pittison 256 de setting is consistent and orth I/Oprocessors, and 4096 interconnection and weak the dreschness of the instruction set o and a clock period less than 3 nanosecondeverTaple wabys to do something, the variation is $stract\ architecture\ is\ scalable\ essent\ i_ta_il_vl_ev_cw_ist\ boaust\ tlhie \textit{mix}\ ecut\ i\ on\ environment\ changelline the standard of the standard o$ (although a particular implementation is bue to mapfic object the architecture permits t The only requirement is that the number of hansgter of tsip on tial and temporal locality for streams increase more rapidly than the number poptyphytimizing compiler may work hard ical processors. Although this means that Freathry is nd trade the parallelism there sublinear in the number of instruction smore earns eeidt. Con the other hand, if there is s still increase linearly with the number pafr ahysiss Im Phe-compiler has a relatively ea cessors. The price/performance ratio of The Teyrsat & The tecture is derived from that of unmatched, and puts Tera's high performator, og, wiot], hian though they are highly similar m economic reach. MIMD systems, there are many significant diff

Second, it was important that the architectween to be two designs. plicable to a wide spectrum of problems. Programs that do not vectorize well, perhaps because of a preponderance of scalar operations or too-2requirection Network tional branches, will execute efficiently as long as there

is sufficient parallelism to keep the procerse or snows to Middle on network is a three-ditually any parallelism available in the meshad for prediction network is a three-ditually any parallelism available in the meshad for predictional workload can be turned into speeds from edits not in the neighbors. Each link ation level parallelism within program particalles to be acketteen taining source and destin multiuser time- and space-sharing. The rescheistes have been ation, and 64 data bits in be

tions simultaneously on every clock tick. Snodes are also linked to resources, i.e., processor memory units, I/Oprocessors, and I/Ocache ustead of locating the processors on one side work and memories on the other (in what Robert has called a "dancehall" configuration [5]), tare distributed more-or-less uniformly throut work. This permits data to be placed in units near the appropriate processor when the ble and otherwise generally maximizes the ditween possibly interfering resources.

^{*}This research was supported by the United States Defense Advanced Research Projects Agency under Contract MDV972-89-G 0002. The views and conclusions contained in this document are those of Tera Computer Company and should not be interpreted as representing the official policies, either expressed or implied, of DVHA or the U.S. Government.

The interconnection network of a 256 process as a Theirsatribution factor associated wit system contains 4096 nodes arranged in the interval of Consecutive virtual addresses in toroidal mesh; that is, the mesh "wraps a nounded diishtal buted among all 512 data memory three dimensions. Of the 4096 nodes, 1280 singlet the theorem any power of two in between. to the resources comprising 256 process of Diss, k 5 p dedots have not kept pace with advances memory units, 256 I/Ocache units and 256 cle/s process the mory performance in recent yeas ors. The 2816 remaining nodes do not have lives our constructed but still provide message bandwords that have lof disks in the memory hierarc crease node performance, some of the links gasel misses is gimiconductor memory between the If the three directions are named X, Y, and data the mory. In a fully configured Teras X-links and Y-links are missing on alter that the two most econdary storage and data memory is 5 counting the resource link.

by 256 I/O cache units comprising a directly

In spite of its missing links, the banadowied the moofry to be 256 gigabytes. network is very high. Any plane bisecting The law to woard the units are functionally ideal crosses at least 256 links, giving the ned taw to a kneam of a tyabihe only difference is that theis section bandwidth of one 64-bit data word pelipp the crest of a use their memory chips are sleer tick in each direction. This bandwidden is sent of the tract that I/O cache has all of the support shared memory addressing in the offen matial the 2056 by makes it possible to map I/O be processors are addressing memory on the doit he cross the address spaces of the apple some bisecting plane simultaneously. grams that access them. This is used to avoid

As the Tera architecture scales to large eyr remands on segments. processors p, the number of network $\frac{\pi}{2}$ des grows one psor fetches instructions through rather than the $p \log(p)$ associated with the two pseaches $\frac{\pi}{2}$ boring I/O cache unit. This averaged multistage networks. For example, the alfordand network latency, but requires processor system would have 32,768 nodes of Tahproegars and be made for every processor it is for the overhead per processor at the system is a pool of light.

stems from the fact that the system is speed-of-light limited. One can argue that memory latency is fully masked by parallelism only when the number **Processors** sages being routed by the network is at least $p \times l$, where

l is the (round-trip) latency. Since megascangers 0.868484 in a Tera computer can execute volume, the network must have volume propagting at the properties of light is finite, the propaginal, so few as one or as many as 128 proportion at modular efore l is proportional and l therefore l is propositional and l the processor logic selects a stream of l the processor logic selects a stream l the l the processor logic selects as l the l th

3 Memory

well, a new instruction from a different stress Afull-sized system contains 512 data meinsos the diints acoust tick without interfering with 128 megabytes each. Memory is byte-address ablWheamaln instruction finishes, the streams organized in 64-bit words. Four additional and great here by becomes ready to execute state bits, more fully described in sections; that the processor so that the average is equipped with each word. Data and access state amuseienate he processor so that the average is equipped with a separate set of single entre recognises filling with instructions from oth double error detecting code bits. Datath dedpresses some is being fully utilized. Thus randomized in the processors using a schreme essisming at other enough streams to hide the that developed for the RP3[8]. The randomizenative of peinshaps 70 ticks on average); once excellent for avoiding memory bank hots pot deamnd here processor is running at peak per work congestion, but makes it difficult to aems hot dilitine one allowed to issue its next system, the randomization is combined with another here previous instruction complet notion called distribution. The processor dat processimmentally 70 different streams would be reconstituted at the streams would be reconstituted at the streams would be reconstituted at the streams would be reconstitution called distribution.

to execute and allows it to issue its next i Since instruction interpretation is complet

by the processor and by the network and memor

each processor to hide the expected late 4c 2. Thorizohtal Instructions

head described in section 4.3 allows streams to issue $multiple\ instructions\ in\ parallel\ ,\ the\ Person essiblier energy and the veness in parallel\ ,$ number of streams needed to achieve peak performance ion resources, has always been co

Stream State

Each stream has the following state assot plated wip at t. but are not able to handle freq

- 1 64-bit Stream Status Word (SSW)
- 32 64-bit General Registers (R0-R31) ples of which are sometimes called Very Long tion Word (VLIW) architectures, offer a good
- 8 64-bit Target Registers (T0-T7)

several operations are specified together. I Context switching is so rapid that the Prations rapid the Prations rapid the Prations rapid the Prations rapid the Prations ra no time to swap the processor-resident stortenems tarte twon- or three-address register-tostead, it has 128 of everything, i.e., $128 \, \mathrm{e} \, \tilde{\mathrm{Y}} \, \tilde{\mathrm{S}} \, \tilde{\mathrm{W}} \, \tilde{\mathrm{S}} \, \mathrm{ns}^{4} \, \tilde{\mathrm{O}} \, \mathrm{9f}$ the overall architecture and general registers, and 1024 target registrers a plate is a parconieving one instruction per priate to compare these registers in boteh granting tandal unit mentioned in the inst function to vector registers or words of we par hasiend of he the instructions are only mode architectures. In all three cases, the oppiaercthevse cias nthe is mefficiently frequent. prove locality and avoid reloading data. Tera instructions are mildly horizontal.

Programaddresses are 32 bits long. Each ist specify three operations: a memory recurrent program counter is located in the atq w halifk of uns_LOADB (yte), an arithmetic of its SSW. The upper half describes various medfloat and ultiply), and a control operat floating point rounding, lookahead disabump! The contable operation can also be a seco disable mask (e.g. data alignment, floating pyer oper) tion, FLOAT_ADD, or perhaps an INTEGER and the four most recently generated condition and address computation. Vectorizal Most operations have a _TEST variant which emit to a cased at nominal vector rates (on condition code, and branch operations can examine any only horizontal instructions with subset of the last four condition code sie mit tied and ations. Matrix-vector multiple branch appropriately.

tains nearly two flops per tick via the same talso associated with each streamare 32 64 pift genter afficient vectorization. registers. Register RO is special in that it reads as 0, and out put to it is discarded. Otherwise, all general registers are identical.

4.3 Explicit-Dependence Lookahead

tick. This difficulty has become known as the

Bottleneck[2]. Vector instructions sidest

tional branches or heterogeneous scalar oper

Processors with horizontal instructions, ex

tive to vector instructions. In a horizontal

The target registers are used as branch targets. The for mat of the target registers is identile falt heore change of no high streams executing on each SSW, though most control transfer operation is don't he use rage latency (about 70 ticks) t the low 32 bits to determine a new PC. Sepahriantei in synthmening at peak performance. Howeve determination of the branch target addresstreeracementalne electute some of its instructions cision to branch allows the hardware to pr(eefge 2t & 14 q quests inveloads) then fewer streams an tions at the branch targets, thus avoid in a fide ide ide it is in the practice of the peak perf the branch decision is made. Using target The giosbtveirosuals sod ution to this problem is to makes branch operations smaller, resulting tring thioghtopkahead; the only difficulty is loops. There are also skip operations, it whic The btvn and ietional register reservation : the need to set targets for short forward brans lifeasr, too much score board bandwidth in

One target register (TO) points to the off approhantle et ure. Either multi-streaming or which is nominally an unprivileged proginasmtr Whteinoans alone would preclude scoreboa: trap occurs, the effect is as if a coroutiradictaildnath and ternative, exposing the pipe had been executed. This makes trap handliim apeatte maly because multi-streaming and unp light weight and independent of the opermet mionrgy soypsetrearth ion latency make it impossible Traphandlers can be changed by the useratto caochoiothoat is both efficient and safe. specific trap capabilities and priorities Tweet Theorems does be to be cture uses a new technique

explicit-dependence lookahead. The idea is efficiency.

ple: each instruction contains a three biatr bounds pathie vaid feegledd, and allow several streams that explicitly specifies how many instrusceived for ometheizesed simultaneously. The sti streamwill issue before encountering an **sline** tirsut **h** c compte **h** reatting system limit on the num depends on the current one. Since seven iss the amazs it memprotection domain can reserve. possible lookahead value, at most eight in When catsi tornes a anned xecutes a CREATE operation to c t wenty-four operations can be concurrentineywesxterceutrin is increments scur, generates th from each stream. A stream is ready to issayufeon the wstream using one of its own target instruction when all instructions with lcoopliaelse alleval supstarget Tofromits own Toregia referring to the new instruction have compatited by the Teleurse, gisters in the new streamfro if each streammaintains a lookahead of sgraartahle panipase registers. The newly creat streams are needed to hide 72 ticks of latancopuickly begin executing useful work in co

Lookahead across one or more branch opwirtalt ijdnes cirse ator as long as significant stor handled by specifying the minimum of all tdiosnt is sugnstices sary. The QUIT operation termi volved. The variant branch operations JUMR-OFTEN Mathdat executes it, and decrements both JUMP_SELDOM, for high-andlow-probability becarpe Take QUII_PRESERVE operation only decremen spectively, facilitate optimization by proprited in the arge of th to lookahead along the less likely path.; Therees @ f & atlisoen. SKIP_OFTEN and SKIP_SELDOM operations. The overation of the overation domain has a retry limit that de-

approach is philosophically similar to makes eldow implay it nemes a memory reference can t lookahead except that the quanta are instaliciting aslogation's full/empty bit (see sec ticks.

4.4

long time, then possibly a heavier weight m that avoids busy waiting should be used to wa Protection Domains synchronization. The retry limit should be Each processor supports as many as 16 actithe parmotherettion of trap processing overhead, whi domains that define the program memory, daetpæmmeinnag on the run-time environment. The t

it will trap. If a synchronization is not sa

ory, and number of streams allocated to the reto hope sut an invoke the heavier weight mechan tions using that processor. Each executipagospuricatmis assigned to a protection domain, but which domain (or which processor, for that matter) is not known to the user program. In this sense, a protecti4n5donPrinvikege Levels virtual processor and may be moved from one physical processor to another. The privilege levels apply to each streamind

The protection domains share a single 6Th educate are efgour levels of privilege: user, su ment map and a 16 K program page map. Eachlelp, roand IPL. IPL level operates in absolute tection domain has two pairs of map bas moderdand mist the highest privilege level. Use registers that describe the region of easconrypa panadvakielrandellevels use the program and d to it. The upper 2048 data segments and 1624 padodgress translation, and represent incr pages are not relocated by the map bases, of npdrave lusged. The data map entries define the by the operating system. Any active protection decreated to read and write each segment can use all of either or both maps. The map reongrames map nentries define the exactlevel need tain the physical address; the levels of epxreic witlee from a cale of page. The current privile to read, write, or execute the segment or apsatgree a with iest het pred as part of the privileged s the segment or page was read, written, one neck is untootd, a was ilable to a user-level stream. appropriate; and the distribution (for the wood hardawa) r.e operations are provided to all

The number of streams available to a proexpreamult in generate am to change its privilege l ulated by three quantities slim, scur, and (ISENEEL DENN TERR-lev) operation sets the current priv ciated with each protection domain. The lœuvrerle not not never instruction map level if the cur ber of streams executing in the protected open all ot on a len iTshe LEVEL_ENTER operation is located recorded by scur; it is incremented when eavery exampling point that can accept a call from created and decremented when a streamquiptrsi.viAlcergeeatevel. Atrap occurs if the curren can only succeed when the incremented scandinal stander. The (LEVEL_RETURN lev) operation is use exceed **sres**, the number of streams reservedoimethmer procethe original privilege level. A tection domain. The operations for reseifv*licu*nigs sgtrææatmesr than the current privilege le

4.6 Exceptions

The forward bit implements a kind of "invise rection". Unlike normal indirection, forward succeptional conditions can occur in two ways ed by both the pointer and the location an instruction may not be executed due to finsufficient privilege, as with a LEVEL_RETURN which at tempts to ward in sufficient ward bit is set in the memory location warding is not disabled in the pointer, the variate the privilege level. This type of exception is quite be interpreted as a pointe easy to handle. More commonly, exceptions of exception is quite be interpreted as a pointe executing instructions. With lookahead, be urther instructions will continue until the pointed tions may already be executing and over writing reference in structions will continue until the address which would be needed to restart instructions is forward bit reset. The primary use of Rather than keep shadow copies of registers to superstant as the concurrent storage reclaims of the research texture defines certain explaint and concurrent storage reclaims.

Rather than keep shadow copies of registers to support for address-loc port roll back, the Tera architecture defines certain extended in the copy in good in concurrent storage recle ceptions as a side effect of instruction will be copy in good live structures from this model, exceptions are guaranteed to be signaled another before they are needed, as indicated by the lookahead to be signaled. Thus, if instruction j depends on instruction in all leads to be supported and store oppossible exceptions during the execution of instruction in the full lempty bit in the will be signaled before instruction j begins execution. To support diagnosis and recovery, certain state must be caused.

by any of the three operations in an instructian ne FLOMAD each of the (at most eight) memory operations that ead regardless write regardless trapped, the processor provides the trap handler with and set full the trapreason and enough state to allow the operatricosnerved reserved to be retried (e.g. for demand paged virtual memory).

For a rithmetic traps caused by the arithmetlic operation full wait for full ations no state is automatically provided to the atmrda be ave full and leave full handler. The decision to preserve operand values waot for full wait for empty possible use by the trap handler is made by the compiler set empty and set full While the lookahead field normally only guards true de-

pendence for registers, operand values may Magenpaeses section trol is 2, loads and stores by limiting lookahead to guard antidepenthen menger weqqll to be full before proceedin

Tagged Moory 5

context, it is sometimes useful to think of t as meaning "available" and the empty state as "unavailable". The reading or writing of any object is conveniently prevented by marking

The forward bit implements a kind of "invis

Each memory location in the Tera computer fsiyts temaivs ailable". The access control valu equipped with four access state bits in addadation thoo at 64 ated as "consume" operations a bit value. These access state bits allows the radic devaroeperations. Aload waits for ful to implement several useful modifications sets that treads, and a store waits for semantics of memory reference. The two dahantsaps bifus lasit writes. Aforwarded loc generate application-specific lightweigihst ntortapdsi,s table fdon and that has its full/empty ward bit implements invisible indirect and other tysissintgr, e and the das "unavailable" until it the full/empty bit is used for lightweightrs **y peht о́ м**ёzoaf-access control. tion. The influence of these access stateAbiditsicommalbeperations exist to fetch the a

suppressed by a corresponding set of bit sofi a telegration or to set the acces value used to access the memory. a given location.

The two trap bits in the access state are Ahtlhpughlethte full/empty bit provides a fas of each other and are available for use by mapphlee mean giung earbitrary indivisible me mory o implementer. If a trap bit is set in a lotchaet in orne danf dont heextremely brief mutual exclusi corresponding trap disable bit in the poimtegeirs addet aor me mory" is so important for so a trap will occur. Uses for the trap bitaspphick adie othest that this function is done ent breakpoints, demand-driven evaluation, eacula-mheimover typpneit by a single operation, FETC exceptionsignaling, implementation of "Tahcitsi ive" the embly tracomputer fetch-and-add ope objects, and even stack limit checking. and differs from it only in that the network l does not combine fetch-and-add operatio References a me me mory location.

6 ${f Arithmetic}$

[2] M. Flynn. Some computer organizations a The numeric data types directly supported by fight its gaess. IEEE Transactions on Computers, C-21(9):948-960, September 1972. architecture include:

- 64 bit twos complement integers
- 64 bit unsigned integers
- 64 bit floating point numbers
- 64 bit complex numbers

[3] A. Gottlieb, R. Grishman, C. P. Kruska Mc Auliffe, L. Rudolph, and M. Snir. The NYU tracomputer - designing an MI MD shared me parallel computer. IEEE Transactions on Computers, C-32(2):175-189, 1984.

[1] T. J. Dekker. A floating-point techniqu tending the available precision. Numarische Ma

18:224-242, 1971.

[4] W. Kahan. Doubled-precision IEEE stand floating-point arithmetic. Unpublished ma February 1987.

Operations on these types include addition, subtraction, multiplication, conversion, and comparis 5 h. Rewijkeller. Rediflow: Aproposed archittion of unsigned and floating point quantities of the local property of the top of the local point quantities and the local point quantities are local point quantities and the local point quantities and the local point quantities are local point quantities and the local point quantities are local point quantities and the local point quantities are local point quantities and the local point quantities are local point quantities and the local point quantities are local point quantities and the local point quantities are local point quantities and the local point quantities are local point quantities and the local point quantities are local point quantities are local point quantities and the local point quantities are local point quantities and the local point quantities are local point quantities are local point quantities and the local point quantities are local point quantities are local point quantities are local point quantities and the local point quantities are l suals Used at the 1983 Parallel Architecture Workfor using Newton's method.

Other types are supported indirectly, including:

- [6] J. T. Kuehn and B. J. Smith. The Horizo • 8, 16, and 32 bit twoscomplement integer percomputer system: Architecture and so In Proceedings of Supercomputing '88, Orlando, Florida, November 1988.
- 8, 16, and 32 bit unsigned integers
- arbitrary length unsigned integers
- 32 bit floating point numbers
- 128 bit "doubled precision" numbers

[7] S. Linnainmaa. Software for doubledfloating-point computations. ACM Transactions on Mathematical Software, 7:272-283, 1981.

[8] A. Norton and E. Melton. Aclass of bool ear transformations for conflict-free po stride access. In Proceedings of the 1987 Inter-

The shorter integers are sign-or zero-extendional toggether on integer of the pages quantities as they are loaded from memory, 2447-1544, August 1987. cated to the appropriate length as they are stored. The fundamental support for arbitrary length Pht Ergaenska Pitthelli and David Smitley. Anal metic is provided by the operations INTEGER_ADD_MUD, riodal network for a sihared memory UPPER_ADD_MUL, and CARRY_ADD_TEST that together im-tecture. In Recedings of Supercomputing '88, Orplement 64 × n bit unsigned multiply-addinlappplogxFlorida, November 1988. mately 2 ½ innstructions.

The 32 bit floating point numbers are simply the real or Horizon. In Racedings of Supercomputparts of the 64 bit complex type with imaginary parts are simply that the real or Horizon. In Racedings of Supercomputset to zero. The 128 bit "doubled precision 19 to ye was pointed out to us by Kahan [1 7 4] it represents a real pointed out to us by Kahan [1, 7, 4]; it represents a real number Ras the unevaluated sum of two 64 bit floating point numbers r and ρ , where ρ is insignificant with respect to r and as near as possible to R-r. Support for this type is provided by FLOAT_ADD_LOWER which (with FLOAT_ADD) implements "doubled precision" addition in six instructions, and by FLOAT_MUL_ADD which rounds only once and is used to implement "doubled precision" multiplication in five instructions.