06-1	Vector Processors, Etc.	06-1	06-2	Memory Latency Hiding v. Reduction	06-2
Some material from Appendix B of Hennessy and Patterson.  Outline  • Memory Latency Hiding v. Reduction  • Program Characteristics  • Vector Processors			Memory Latency Hiding Finding something else to do while waiting for memory.  Memory Latency Reduction Reducing time operations must wait for memory.  Latency Hiding in Covered Architectures  • Superscalar (Hiding cache miss.)		
<ul> <li>Data Prefetch</li> <li>Processor /DRAM Integration</li> </ul>			• Supersca While wa Can only • Multithr While wa Can cove Requires Parallel • Multipro		
06-1	EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from Isli06.	06-1	Latency 06-2	problem worse due to coherence hardware and distributed memory.  EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from 18106.	y. 06-2
06-3	Memory Latency Reduction	06-3	06-4	Code Characteristics	06-4
Commercial  Software Pr Compiler or Available in Hardware P Hardware fe Integrated I Reduce late Active Mess	ardware efficiently access regularly arranged data.  Illy available for many years.  refetch r programmer fetch data in advance. n some ISAs.  Prefetch etches data in advance by guessing access patterns.  Processor /DRAM ency by placing processor and memory on same chip.		Advance kr	cy reduction uses advance knowledge of memory access.  nowledge may predicted or part of program.  depends on program characteristics.	
06-3	EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06.	06-3	06-4	EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from Isli06.	06-4

06-5	06-5	06-6	Vector Processors	06-6
Integer Programs  Examples: compiler. compression.  Few FP operations.  Short loops.  Difficult to predict branches.  Relatively low memory bandwidth.  Arbitrary access patterns. (Pointer chasing.)  Floating-Point Programs  Many FP operations.  Loops have many iterations.  Memory accessed in sequential and stride patterns.  High memory bandwidth.  Easy to predict branches.		Vector Processors  Vector Processor  A machine designed to efficiently execute code that manipulates vectors and similarly structured computations.  Commercially available for decades.  Example, Cray T90.  Approach  Code specifies operation on vectors allowing hardware to execute at high rate without cycle-stretching dynamic execution mechanisms.  High bandwidth memory supporting common access patterns.		
06-5 EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from	18106. <b>06-5</b>	06-6	EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from Isli06.	06-6
Typical Characteristics Includes registers that hold vectors (rather than single values). Instructions to operate on vectors. Instructions to load and store vectors without using a cache. High-performance floating-point units. High-bandwidth memory system. High clock frequency. A vector version of DLX, DLXV, will be described.	06-7	Maximu Like inte Number	Vector Registers gister er designed to hold a vector. m length of vector is limited. (E.g., 128 elements.) ger and FP registers, vector ISA has multiple vector registers. of elements in vector registers specified in special register. s eight 64-element vector registers, V0-V7.	06-8
06-7 EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from	lsline. <b>06-7</b>	06-8	EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from Isli06.	06-8

```
06-9
                                                                                                       06-9
                                                                                                                                  06-10
                                                                                                                                                                                                                                          06-10
                                          Vector Instructions
                                                                                                                                                                     Vector Instructions, Continued
      Vector-Vector Arithmetic Instructions
                                                                                                                                         Vector Load/Store Instructions
         Three vector operands, perform \vec{A} = \vec{B} \circ \vec{C}, where \circ is an arithmetic operation (+, -, \div,)
                                                                                                                                        Load vector register using consecutive addresses:
                                                                                                                                           Used when vector stored in consecutive locations.
         E.g.:
                                                                                                                                           lv v1, r1 ! Load v1 with memory starting at r1.
         addy v1, v2, v3 ! \vec{v1} = \vec{v2} + \vec{v3}.
                                                                                                                                        Load vector register using stride:
         multy v1, v2, v3 ! \vec{v1} = \vec{v2} \cdot \vec{v3}.
                                                                                                                                           Used when vector stored at regular stride.
      Scalar-Vector Arithmetic Instructions
                                                                                                                                           E.g., 1000, 1040, 1080, . . .
         Two vector operands, perform \vec{A} = b \circ \vec{C}.
                                                                                                                                           lvws v1, (r1,r2) ! Load v1 with values at r1, r1+r2, r1+2× r2, ...
         E.q.:
                                                                                                                                        Load vector register using index:
         addsv v1, f2, v3 ! \vec{v1} = f2 + \vec{v3}.
                                                                                                                                           Used when vector stored arbitrarily. Indices stored in vector.
         addvs v1, v2, f3 ! \vec{v1} = \vec{v2} + f3.
                                                                                                                                           lvi v1. (r1+v2) !
                                                                                                                                           Load v1 with values at r1 + v2[0], r1+v2[1], r1+v2[2], ...
 06-9
                                                                                                       06-9
                                                                                                                                  06-10
                                                                                                                                                                                                                                         06-10
                             EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06.
                                                                                                                                                               EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06.
06-11
                                                                                                       06-11
                                                                                                                                  06-12
                                                                                                                                                                                                                                         06-12
                                        Vector Instruction Use
                                                                                                                                                                   Vector Processor Implementation
      Sample Code: DAXPY Loop in C
                                                                                                                                        Typical Vector Processor Hardware
         for(i=0; i<len; i++) y[i] = a * x[i] + y[i];</pre>
                                                                                                                                           Conventional processor with vector hardware added:
      DAXPY Loop in DLXV (assuming len \le 64).
                                                                                                                                            • Fully pipelined vector floating-point functional units.
                                                                                                                                              FP units may generate more than one result per cycle ...
```


```
! Initially:
! r4: Vector length. (len in C code).
! r20: Address of scalar a.
! r10: Address of first element of vector x.
! r11: Address of first element of vector y.
movi2s vlr,r4
                     ! Set vector length to r4.
ld f0, 0(r20)
                   ! Load a from 0(r20).
      v1, r10
                    ! Load vector x. Starting address in r10.
multsv v2, f0, v1
                    ! v2 = a * x.
                     ! Load vector y. Starting address in r11.
      v3, r11
addv v4, v2, v3
                    ! v4 = (a * x) + y
      r11, v4
                     ! Store completed vector.
```

- ... but much less than a complete 64-element vector per cycle.
- Vector Registers.
- Vector Load/Store Unit.

06-11

06-13 06-13 06-14 06-14 Vector Processor Instruction Execution Vector Processor Instruction Execution, Continued Instruction Execution Common to Conventional Processor Possible Execution Restrictions Fetch, decode, and dispatch similar to conventional machine. Number of instructions issued (started) per cycle. Execution of non-vector instructions similar to conventional machine ... For simplicity possibly just one. ... but to keep cycle times short scheduling is less aggressive. Data Dependencies Execution of Vector Instructions Dependencies more complex because of multiple elements in vector register. Executed by vector functional units. Structural Hazards May read and write vector and ordinary registers. Number of vector instructions that can simultaneously execute. Single instruction executes for many cycles and spans many pipeline segments. Number of register ports. DLXV Latencies Load/Store Unit, 12 cycles. Multiply Unit, 7 cycles. Add Unit, 6 cycles. 06-13 06-13 06-14 06-14 EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06. EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06. 06-15 06-15 06-16 06-16 Vector Processor Memory Systems Vector Dependencies and Chaining Organization: Two paths from memory. In conservative (and outdated) implementation ... (1) Memory-Cache-Processor (Instructions accessing ordinary registers.) ... vector instruction may wait for preceding dependent vector instruction to complete ... ... even though data for first element available much sooner. (2) Memory-Processor (Instructions accessing vector registers) Design goal: Sustained single-cycle access to vectors which aren't cached . . . ... and wouldn't fit in a cache if they were. addv v1, v2, v3 multv v4, v1, v5 ! Can start when first element of v1 available. Memory Access Patterns Conventional: Cache block fill. (Sequential access.) In modern vector machines execution of dependent instructions can overlap  $\dots$ Vector: read elements of vector. (Sometimes sequential.) ... by allowing vector registers to be read before they are completely written. Such dependent execution is called chaining. 06-15 06-15 06-16 06-16 EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06. EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06.

06-17 06-17 06-18 06-18 Memory System Organization Single Bank Timing Single Bank Single Bank Example. Memory can handle single access at a time. Consider lv v1, r1 ! Load 64-element vector. Works like a single memory device. Find time that first, second, and last word loaded to vector register. Access time is number of bus widths needed times cycle time. Timing in Example System Interleaved Memory (Interleaved Banks) Load instruction start to access start: 4 cycles. (Can overlap.) Bank: One of a set of memories. Memory access time: 24 cycles. Memory divided into multiple banks. Memory cycle time: 30 cycles. Interleave Factor: Number of banks. Data transfer time (memory to register): 4 cycles. Consecutive (based on address) words in different banks. Bus width: one word (64 bits in vector machine). Interleaved banks work together. Solution: Banked Memory (Independent Banks) First word arrives: 4 + 24 + 4 = 32. Memory divided into multiple banks. Second word arrives: 32 + 30 = 62. Consecutive words (based on address) in different banks. ith word arrives: 32 + 30i. Each bank can work on different part of address space (non-consecutive access). Last, 15th, word arrives: 482. 06-17 EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06. 06-17 06-18 EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06 06-18 06-19 06-19 06-20 06-20 Interleaved Memory Interleaved Memory Memory divided into banks. Interleaved Memory Access Timing Number of banks usually (but not always) power of 2. Same address presented to all memories. Address space divided so consecutive words in different banks. All memory banks retrieve data. (Bank 0, first word; bank 1, second; etc.) Let B denote number of banks. Needed data placed on bus in order. Let W denote bytes per word. Access Timing Let A be a word-aligned address. Access to first word no faster. Storage for A is in bank  $|A/W| \mod B$ . Access to second word (if needed) right after first. Address within bank is  $\lfloor A/(WB) \rfloor$ . Example B = 16. (Sixteen banks.), W = 8. (Eight byte words.) Address 0x1234 in bank 6, address 0x24. Address 0x123c in bank 7, address 0x24. Address 0x12bc in bank 7, address 0x25. 06-19 06-19 06-20 06-20 EE 7700-4 Lecture Transparency, Formatted 14:50, 4 December 1998 from Isli06 EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06



Stride Access to Banked Memory Example

The code below runs on a vector processor with banked memory in which:

B = 16. (Sixteen banks.), W = 8. (Eight byte words.)

! r1 = 0x1000 (address of first word). ! r2 = 0x20 (Stride of 32 bytes = 4 words.) lvws v1, (r1,r2) ! Load 64-element vector at stride

Banks to which accesses directed:

Bank Usage in Example

Only four out of 16 memory banks actually used.

Memory cycle time would have to be 4 cycles for full-speed transfer.

As seen in example, stride determines how many banks used.

Determining number of banks used in stride access:

Let B denote number of banks and S denotes stride in words.

Number of banks used is

$$B_U = \frac{B}{\gcd(B, S)} = \frac{\operatorname{lcm}(B, S)}{S}$$

where gcd(B,S) is the greatest common denominator of B and S and lcm(B,S) is the least common multiple of B and S.

06-23

EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06.

06-23

06-24

EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from Isli06.

06-24

06-25

GCD and LCM

06-25

Stride Access Timing, Continued

06-26

To find GCD use intersection of prime factors (repeated factors distinct):

Example:  $gcd(10, 5) = gcd(5 \times 2, 5) = 5$ .

Example:  $gcd(16, 4) = gcd(2^4, 2^2) = 2^2 = 4$ .

Example:  $gcd(77004, 3138) = gcd(\underline{2} \times 2 \times \underline{3} \times 3 \times 3 \times 23 \times 31, 2 \times 3 \times 523) = 2 \times 3 = 6.$ 

Example: gcd(7,11) = 1

To find LCM use union of prime factors (repeated factors distinct):

Example:  $lcm(10, 5) = lcm(2 \times 5, 5) = 5 \times 2 = 10.$ 

Example:  $lcm(16, 4) = lcm(2^4, 2^2) = 2^4 = 16$ .

Example:  $\text{lcm}(77004, 3138) = \text{lcm}(\underline{2} \times 2 \times \underline{3} \times 3 \times 3 \times 23 \times 31, \underline{2 \times 3} \times 523) = 2^2 \times 3^3 \times 23 \times 31 \times 523 = 40, 273, 092.$ 

Sustained Access Time

06-26

For a system where bus can transfer 1 word per cycle:

$$t_{\text{access}} = \max \left\{ 1, \frac{t_{\text{cycle}}}{B_U} \right\} = \max \left\{ 1, t_{\text{cycle}} \frac{S}{\text{lcm}(B, S)} \right\}$$

For low access time want lcm(B, S) to be large.

If B and S are both powers of same number, such as  $2, \ldots \operatorname{lcm}(B,S)$  will be small.

lcm(B, S) highest when 1 is only common factor.

Choosing a prime number of banks reduces chance of common factor in B and S.

06-25 EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from Isli06.

06-25

EE 7700-4 Lecture Transparency. Formatted 14:50, 4 December 1998 from lsli06

06-26

06-27 Prefetch 06-27

Prefetch

Bringing a block to a cache in advance of its need.

Prefetch Methods

• Prefetch Instructions.

Inserted before load instructions that might miss.

Execute as load, but does not change any registers.

If inserted in proper place, data arrives just before load executes.

• Stream Buffers.

Designed to hold consecutive or stride blocks.

Set up by special instructions specifying start address and stride.

Items removed from buffer when needed.

Hardware keeps buffer full.

06-28

06-26

Prefetch, Continued

06-28

• Hardware Prefetch

Hardware detects consecutive or stride access patterns.

Block may be prefetched if preceding block accessed.

If it works, consecutive accesses will only suffer one miss.