Work on this exam alone. Regular class resources, such as notes, papers, documentation, and code, can be used to find solutions. Do not discuss this exam with classmates or anyone else. Any questions or concerns about problems should be directed to Dr. Koppelman.

Some questions in this exam are based on the paper “Debunking the 100X GPU vs. CPU Myth” by Lee et al, which will be referred to as Lee 2010 in the exam. The paper itself and a full reference are linked to the course references page, as are other papers cited in the exam.
Problem 1: [25 pts] Section 4.3.1 of the paper discusses the performance of bandwidth-limited programs.

(a) Based on information and discussion in the paper explain why, where requested below, the i7 performs better on bandwidth-limited programs with medium-size working sets while the GTX 280 does better on those with small- and large-size working sets. Succinct answers that omit irrelevant material are preferred.

☐ GTX 280 is better on bandwidth-limited programs with small working sets because . . .

☐ Intel i7 is better on certain bandwidth-limited programs with medium-size working sets because . . .

☐ GTX 280 is better on bandwidth-limited programs with large working sets because . . .

(b) The i7 can only run certain medium-size working set bandwidth-limited programs faster than the GTX 280, others the GTX 280 will run faster. Consider a difference having to do with the number of times each data item is accessed. Given that, describe the proprieties of a medium-size working set bandwidth limited that the GTX 280 can run faster. Answers with a number are preferred.

☐ The GTX 280 can run a medium-size working set bandwidth-limited program if the program . . .
Problem 2: [25 pts] A goal of scientific programmers is to come as close as possible to the FLOP-limit of a device, this often means coaxing the compiler to use as few non-FP instructions as possible. (See code in [https://svn.ece.lsu.edu/svn/gp/cuda/matrix-mult/](https://svn.ece.lsu.edu/svn/gp/cuda/matrix-mult/).) Consider the inner loop of the matrix multiply based on Volkov’s algorithm (CUDA code appears immediately below, Fermi machine code starts on the next page).

```c
// Note: kernel name mm_blk_cache_a_local_t in file matrix-mult-kernel.cu
// A Block Loop: Each iteration uses a blk x blk submatrix of A.
// The iterations move across columns.
//
while ( b_idx < array_size )
{
    __syncthreads();
    s[b_sidx_copy] = a[a_idx];
    a_idx += dim_block;
    __syncthreads();

    // B Value Loop: Each iteration uses one value of B.
    # pragma unroll
    for ( int kk = 0; kk < dim_block; kk++, b_idx += row_stride )
    {
        float b_val = b[b_idx];
        for ( int ii = 0; ii < dim_block; ii++ )
            cloc[ii] += s[kk + dim_block * ii] * b_val;
    }
}
```

Volkov tuned this algorithm for a CC 1.X device, in which arithmetic instructions could get one operand from shared memory. (See mm-gt200.sass in the repo for that machine code.) But in CC 2.X devices load instructions cannot access shared memory.

For each question below, assume that all instructions can be issued at a rate of 32 per cycle per multiprocessor (as in a CC 2.0 device).

(a) Determine the fraction of peak FLOPS obtained based on the loop assuming that execution proceeds at full speed (there are no stalls). (Machine code appears on the following pages.) Only include FFMA as contributing to FLOPS.

(b) How much faster would the code below run if floating-point instructions could read shared memory?

(c) When developing the Fermi instruction set, some people might have objected to the decision to remove the ability to read source operands from shared memory in floating-point instructions, because programs would have to make up for this ability by inserting shared load instructions. A response to those objections might have been, “It’s not as bad as one shared load per fp instruction.” Explain, given the machine code below.
Problem 2, continued: Listing for previous problem.

Note: The full listing is at: [https://svn.ece.lsu.edu/svn/gp/cuda/matrix-mult/mm-fermi.sass](https://svn.ece.lsu.edu/svn/gp/cuda/matrix-mult/mm-fermi.sass) look for the routine _Z22mm_blk_cache_a_local_tIIL3EEvv.

```c
/*0148*/ BAR.RED.POPC RZ, RZ;
/*0150*/ MOV R1, c [0x2] [0x18];
/*0158*/ IMUL.HI R0, R37, 0x4;
/*0160*/ IMAD R2.CC, R37, 0x4, R1;
/*0168*/ IADD R37, R37, 0x8;
/*0170*/ IADD.X R3, R0, c [0x2] [0x1c];
/*0178*/ LD.E R0, [R2];
/*0180*/ STS [R40], R0;
/*0188*/ BAR.RED.POPC RZ, RZ;
/*0190*/ MOV32I R1, 0x4;
/*0198*/ IMUL.HI R0, R38, 0x4;
/*0200*/ MOV R41, c [0x2] [0x20];
/*0208*/ IMAD R2.CC, R38, R1, c [0x2] [0x20];
/*0210*/ LDS.128 R8, [0x0];
/*0218*/ IMUL.HI R44, R41, 0x4;
/*0220*/ IADD.X R3, R0, c [0x2] [0x24];
/*0228*/ IMAD R0.CC, R41, 0x4, R2;
/*0230*/ LDS.128 R4, [0x20];
/*0238*/ ISCADD R38, R41, R38, 0x3;
/*0240*/ LDS.128 R12, [0x60];
/*0248*/ ISETP.LT.AND P0, pt, R38, c [0x2] [0x0], pt;
/*0250*/ IMAD R0.CC, R41, 0x4, R32;
/*0258*/ IADD.X R1, R33, R44;
/*0260*/ LDS.128 R16, [0x80];
/*0268*/ FFMA.FTZ R0, R0, R46, R21;
/*0270*/ FFMA.FTZ R8, R8, R46, R18;
/*0278*/ FFMA.FTZ R4, R4, R46, R17;
/*0280*/ FFMA.FTZ R1, R1, R45, R0;
/*0288*/ FFMA.FTZ R0, R12, R46, R16;
/*0290*/ LDS.128 R16, [0x80];
/*0298*/ FFMA.FTZ R8, R9, R45, R8;
/*0300*/ FFMA.FTZ R0, R13, R45, R0;
/*0308*/ LDS.128 R0, [0x40];
/*0310*/ FFMA.FTZ R4, R5, R43, R4;
/*0318*/ FFMA.FTZ R9, R14, R43, R0;
/*0320*/ FFMA.FTZ R20, R24, R46, R20;
/*0328*/ FFMA.FTZ R12, R11, R44, R4;
/*0330*/ LDS.128 R12, [0x40];
/*0338*/ FFMA.FTZ R10, R18, R43, R16;
/*0340*/ FFMA.FTZ R2, R2, R43, R1;
/*0348*/ FFMA.FTZ R5, R17, R45, R20;
/*0350*/ LDS.128 R20, [0xa0];
/*0358*/ FFMA.FTZ R6, R6, R43, R4;
/*0360*/ LDS.128 R8, [0x50];
/*0368*/ FFMA.FTZ R12, R11, R45, R24;
/*0370*/ LDS.128 R20, [0xc0];
/*0378*/ FFMA.FTZ R10, R18, R43, R28;
/*0380*/ FFMA.FTZ R16, R15, R13, R9;
/*0388*/ FFMA.FTZ R20, R16, R46, R10;
/*0390*/ LDS.128 R20, [0xe0];
/*0398*/ FFMA.FTZ R8, R16, R46, R5;
/*0400*/ LDS.128 R0, [0x10];
/*0408*/ FFMA.FTZ R12, R11, R13, R8;
/*0410*/ FFMA.FTZ R16, R15, R13, R10;
/*0418*/ LDS.128 R0, [0x30];
/*0420*/ FFMA.FTZ R8, R16, R13, R17;
/*0428*/ LDS.128 R0, [0x50];
/*0430*/ FFMA.FTZ R2, R2, R13, R5;
/*0438*/ FFMA.FTZ R8, R17, R23, R5;
```
```assembly
/*0440*/    FFPMA.FTZ R0, R20, R32, R24;
/*0448*/    LDS.128 R24, [0xD0];
/*0450*/    FFPMA.FTZ R0, R2, R42, R0;
/*0458*/    FFPMA.FTZ R2, R10, R42, R4;
/*0460*/    FFPMA.FTZ R4, R21, R33, R9;
/*0468*/    FFPMA.FTZ R1, R6, R42, R1;
/*0470*/    FFPMA.FTZ R6, R18, R42, R8;
/*0478*/    FFPMA.FTZ R9, R24, R32, R28;
/*0480*/    LDS.128 R28, [0xF0];
/*0488*/    FFPMA.FTZ R5, R14, R42, R5;
/*0490*/    FFPMA.FTZ R8, R25, R33, R9;
/*0498*/    FFPMA.FTZ R4, R22, R42, R4;
/*0500*/    FFPMA.FTZ R18, R3, R44, R0;
/*0508*/    FFPMA.FTZ R8, R26, R42, R8;
/*0510*/    LDS.128 R26, [0x50];
/*0518*/    FFPMA.FTZ R9, R28, R32, R43;
/*0520*/    FFPMA.FTZ R17, R7, R44, R1;
/*0528*/    FFPMA.FTZ R21, R11, R44, R2;
/*0530*/    FFPMA.FTZ R9, R29, R33, R9;
/*0538*/    FFPMA.FTZ R15, R15, R44, R0;
/*0540*/    FFPMA.FTZ R20, R15, R44, R0;
/*0548*/    FFPMA.FTZ R9, R30, R42, R9;
/*0550*/    FFPMA.FTZ R24, R23, R44, R4;
/*0558*/    FFPMA.FTZ R28, R27, R44, R8;
/*0560*/    FFPMA.FTZ R42, R31, R44, R9;
/*0568*/ @P0    BRA 0x148;
```
Problem 3: [25 pts] Lee mentions gather/scatter operations as a factor that distinguishes CC 1.X GPUs from the i7 (and the same holds for CC 2.0). The GPU code fragment below shows an example of a gather, the key feature being that the data items are non-consecutive.

```c
int idx = threadIdx.x + blockIdx.x * blockDim.x;
const int STRIDE = 8;
const int elt_idx_base = idx * STRIDE;
float a_sum = 0;
for ( int i=0; i< STRIDE; i++ ) a_sum += a[ elt_idx_base + i ];
c[ idx ] = a_sum;
```

(a) Those unfamiliar with the CUDA execution model might consider the accesses to array `a` consecutive. Why are the `a` accesses considered non-consecutive for CUDA execution and in the context of the gather/scatter operations discussion from Section 4.3.4?

The accesses are considered non-consecutive because.

(b) Why would the code above be slow on a CC 1.X device?

(c) Show how to use shared memory to execute the code quickly on a CC 1.X device.
Problem 3, continued: Continue to consider gather operations, but this time on a simpler program.

```cpp
int idx = threadIdx.x + blockIdx.x * blockDim.x;
const int STRIDE = 8;
const int elt_idx_base = idx * STRIDE;
float elt = a[ elt_idx_base ];
// ...
```

(d) In the corresponding CPU code using four-element vector registers, a thread would have to load four values (requiring four load instructions plus address computation instructions), then issue a pack instruction to put them in the SSE register. The paper claims thirteen instructions are needed (but not for this exact example). Suppose the GPU code needs only four instructions.

The GPU code will certainly execute more quickly, but the approximate number of operations (including address computation instructions) will be the same in the two devices. Explain why.

(e) The GPU’s faster execution on this code comes at the expense of having more registers than are necessary. This register waste was emphasized in class when comparing NVIDIA GPUs to Larrabee/Knight’s Corner/Knight’s Ferry/MIC. Explain what those “wasted” registers are being used for in the non-gather code below:

```cpp
int idx = threadIdx.x + blockIdx.x * blockDim.x;
float a_sum = 0;
for ( int i=0; i< 8; i++ ) a_sum += a[ idx + i * thread_count ];
c[ idx ] = a_sum;
```
Problem 4: [25 pts] Near the end of Section 4.1 the paper explains that for their programs 4 to 8 warps work best (out of a maximum of 32), the reason given is increased pressure on (demand for) registers and on-chip memory resources with a larger number of warps.

(a) Explain why, say, 8 warps would work better than a larger number of warps when considering demands for shared memory. Try to be specific, perhaps using an example. Hint: the intended answer is simple. Think about the radix sort.

(b) Consider a program that frequently accesses global memory and so has a lot of latency to hide. Explain why ordinarily, having more warps can hide more latency (going against what the paper said). Illustrate your answer with a timing diagram (the kind used in class notes and homework).

(c) Again consider a program that frequently accesses global memory and so has a lot of latency to hide. Explain how a configuration with fewer warps but more registers per warp can also hide latency using those bountiful registers. (The matrix multiply machine code does this). Illustrate your answer with a timing diagram, showing two examples, both using the same number of warps, but one using more registers to hide latency. In those two examples the number of loads per thread will be the same (because they are running the same program and have the same number of threads).

(d) Considering the last two parts, try to argue that to some limit (say 8) fewer warps are better. Try comparing specific cases such as 8 warps with 63 registers each to 16 warps with 32 registers each. Argue that latency hiding is roughly equivalent but that there is some advantage to having fewer warps. Illustrate your answer with timing diagrams.