Spring 2014

DESIGN ELECTIVE for both EE and EEC students

EE 4702 (Section 1): High-Level Synthesis and Embedded Systems

Mondays 5:00 pm - 7:50 pm, 3141 PFT

Last updated:

Title:                    EE 4702 (Section 1): High-Level Synthesis and Embedded Systems
Professor:          J. (Ram) Ramanujam, 3111-B PF Taylor, 578-8979 (Email: jxr AT ece DOT lsu DOT edu)
Office Hours:     TBD
Time/Place:        5:00 - 7:50 Mon 3141 Patrick F. Taylor Hall
Textbook:           None; Class notes.
  • Synthesis and Optimization of Digital Circuits, Giovanni De Micheli, McGraw-Hill, 1994.
  • High-Level Synthesis: Introduction to Chip and System Design, D. Gajski, N. Dutt, A. Wu and S. Lin, Kluwer, 1992.
  • Computers as Components: Principles of Embedded System Design, Wayne Wolf, Morgan Kaufmann, 2001.
  • Embedded System Design, Peter Marwedel, Springer, 2005. (Hardcopy edition 2003).
Prerequisities:    (CSC 1254 or equivalent AND EE 2730 or equivalent) OR permission of instructor


The course deals with synthesis and optimization of large scale digital systems primarily at the architectural level, starting from a high-level specification. We will also take a look at the effect of compiler transformations on design quality. System-level (hardware and software) design issues will also be discussed. We will discuss relevant graph algorithms for scheduling and other problems in synthesis, along with a discussion of good lower and upper bounds for problems. This course covers topics in an important emerging area in digital design.

Course Topics:  A large subset of these will be covered