

When / Where

Wednesday, 4 May 2016 15:00–17:00 (3 PM–5 PM) CDT.

Room 2228 Taylor Hall

Conditions

Closed Book, Closed Notes

Can bring one 215×280 mm note sheet.

Cannot use communication devices.

Format

Two or three or maybe four medium to long problems.

Short-answer questions.

Resources

Check course Web page daily for hints, new resources.

Web page: <http://www.ece.lsu.edu/ee4720/index.html>

RSS feed: http://www.ece.lsu.edu/ee4720/rss_home.xml

Solved tests and homework: <http://www.ece.lsu.edu/ee4720/prev.html>

Statically Scheduled MIPS Study Guide:...

... <http://www.ece.lsu.edu/ee4720/guides/ssched.pdf>

Cache Study Guide:...

... <http://www.ece.lsu.edu/ee4720/guides/cache.pdf>

Study Recommendations

Study homework assigned this semester—**test questions are often based on homework questions.**

Solve previous test problems, start with more recent problems.

Memorizing solutions is not the same as solving.

Following and understanding solutions is not the same as solving.

Use the solutions for brief hints and to check your own solutions.

Implementation Diagrams and Pipeline Execution Diagrams

They are a *team*, so study them together.

Designing and analyzing control logic and datapath.

Control Logic

We can't rely on magic.

Instruction Use

Should be able to easily write MIPS programs.

Should be able to use MIPS and SPARC instructions in examples.

Not required to memorize instruction names, except for common MIPS instructions.

Branch Predictors

Understand Operation, Determine Prediction Ratios and Warmup

Cache Diagram, Address Bits, and Program

Determine cache structure from diagram. (Line size, etc.)

Determine hit ratio from program.

Introductory Material

ISA v. Implementation.

Factors influencing ISA and implementation.

Benchmark types.

Compiling and Optimization

SPECcpu Benchmark Suite

*See Lecture Slides 2—<http://www.ece.lsu.edu/ee4720/2016/lsl102.pdf>,
SPECcpu description—<http://www.spec.org/benchmarks.html>, and the SPECcpu run and
reporting rules—<http://www.spec.org/cpu2006/Docs/runrules.html>*

What SPECcpu is supposed to measure. (Potential of new CPU implementations.)

Importance of having tester compile code.

Peak v. Base tuning: code preparation, use of results.

Why should we trust the SPEC rules?

Why should we trust the results of a test?

Benchmark programs (types, how they were selected).

Compilers and Optimization

Steps in building and compiling.

Basic optimization techniques, compiler optimization switches.

Profiling.

Compiler ISA and implementation switches.

How programmer typically uses compiler switches (options).

Control Transfer Instructions: Types, when to use.

Branch, Jump, Jump & Link, Call, Return

Format of displacements in instruction.

Specification of condition: condition code registers or integer registers.

Instruction Coding.

Fixed-length, variable-length, and bundled instructions.

Splitting of opcode field (as in MIPS type-R instructions).

ISA Classifications: RISC, CISC, VLIW

Dependency Definitions

Hazard Definitions

ISA Familiarity

MIPS

Read programs, write programs, implement (design hardware)

SPARC

Read common instructions.

Use of condition codes.

Instruction coding differences.

Register windows.

MIPS

Classification: RISC

Goals: ISA should allow simple, high-speed implementation.

Instruction types.

Know how to read and write MIPS programs.

Statically Scheduled MIPS Implementations

See *Lecture Slides 6*—<http://www.ece.lsu.edu/ee4720/2016/slides06.pdf> and *Statically Scheduled Study Guide*—<http://www.ece.lsu.edu/ee4720/guides/ssched.pdf>

Pipelined Implementations

Basic (no bypassing, 2-cycle branch penalty), bypassed, branch in ID.

For a Given Pipelined Implementation

Show pipeline execution diagrams.

Show register contents at any cycle.

Design control logic.

Add logic and datapath to provide new bypass, insn, etc.

Determine CPI.

Interrupts and Exceptions and Traps

Difference between interrupt, exception, trap.

Causes of exceptions, role of handler.

Privileged Mode.

Pipeline activity leading to execution of handler.

Precise exceptions, achieving with floating-point operations.

Long Latency (FP) Operations

Types of operations. (Floating point and maybe load.)

Degree of pipelining: Initiation interval.

Detecting functional unit structural hazards.

Detecting WB structural hazards: pipeline control logic.

Detecting and handling RAW hazards: ID-stage v. pre-WB stall.

Handling WAW hazards.

n -Way Superscalar

Duplication of Resources.

Duplicated $n\times$: Fetch, decode, rename, writeback, commit.

Duplicated $< n\times$: load/store, floating-point units.

Costs: $\propto n$ functional units; $\propto n^2$ bypass, control.

Performance Limiters

Limiters due to device technology: Lower clock with increasing distances.

Aligned groups impose fetch restrictions that reduce fetch efficiency.

More stalls due to data dependencies.

More squashes due to branches.

VLIW

Difference with superscalar: instruction bundling.

Dependence information in bundles.

Deeper (Super) Pipelining

Relationship between stage splitting, clock frequency and performance.

Relationship between stage splitting and cost.

Latch setup time.

More stalls due to data dependencies.

Vector Instructions

Vector registers.

How vector instructions operate on vector registers.

Advantages and disadvantages and differences ...

... between vector instructions and superscalar systems.

Instruction-Level Parallelism and Explicit Parallelism definitions

Exploitation of ILP:

Unpipelined: Not at all.

In order of increasing ILP: pipelined, superscalar, dynamically sched.

Costs of exploiting ILP, or trying to exploit ILP that's not present.

Exploitation of Explicit Parallelism

Human or compiler writes code with multiple threads, tasks, processors, etc.

Each runs on different core of multicore chip or multiple chips.

ILP v. Explicit Parallelism

ILP: No need to re-write code, but costly, uses more energy, lower potential maximum performance.

Explicit: Need to re-write code, not all programs helped.

Branch Prediction

Bimodal predictor.

Correlated branch predictors: local, global, gshare.

Branch target prediction.

Memory

General

Definitions: bus width (w), address space size (a), character size (c).

Connection of memory devices.

Caches

Cache structure, connection of memory devices.

Line size implications.

Computing hit ratio for given program.

Set Associative Caches

Definitions: line (block), index, tag, alignment, associativity

Connection of tag and data memory.

Special Cases: Direct mapped, Fully associative.

Cache Write Options

Write allocate or write around.

Write back or write through.

Victim (Block to replace) Selection

Least-Recently Used (LRU), Random (arbitrary).

Cache Organization

Split Instruction / Data Cache

Multiple Levels: L1, L2, etc.