For this assignment read the following sections of the ARM Architecture Reference Manual linked to [http://www.ece.lsu.edu/ee4720/reference.html](http://www.ece.lsu.edu/ee4720/reference.html): A1.1, A1.1.1 A1.2, A1.2.1, A1.2.2, A1.2.4 A3.1 (look over, don’t have to memorize!) A3.2, A3.2.1, A3.4, A3.4.1 A5.1, A5.1.1, A5.1.3, A5.1.4, A5.1.5, A5.1.6. You may have to look at other sections to solve the problems below. (The section numbers might not be correct if you get a copy from somewhere else or if this isn’t the Spring 2014 semester.)

**Problem 1:** Show the encoding of the ARM equivalent to MIPS instruction `add r1, r2, r3`.

**Problem 2:** ARM can shift one of its source operands, something MIPS cannot. With this feature the code below can be executed with a single ARM add instruction. Show the encoding of that add instruction.

```
sll r1, r2, 12
add r1, r4, r1
```

**Problem 3:** So, ARM can shift one of its operands, something that MIPS needs two instructions to do. Since we have been working with MIPS for so long it would be natural for us to get protective of MIPS and defensive or jealous when hearing about wonderful features of other ISAs that MIPS doesn’t have. To relieve these negative emotions lets add operand shifting to MIPS with a new `addsc` instruction. The `addsc` instruction will use MIPS’ `sa` field to specify a shift amount. So instead of, for example, the following two instructions:

```
sll r1, r2, 12
add r1, r4, r1
```

We could use just

```
addsc r1, r4, r2, 12
```

where the "12" indicates that the value in `r2` should be shifted by 12 before the addition.

Modify our five-stage MIPS implementation so that it can implement this instruction. (See below for diagrams.)

- The addsc should execute without a stall.
- Don’t break existing instructions.
- Don’t increase the critical path by more than a tiny amount.
- Keep an eye on cost.

Assume that both the ALU and shift unit take most of the clock period. This means if the ALU and shifter are in the same stage and output of the shifter is connected to the ALU, the critical path will be doubled (not a good thing).

There are several ways to solve this, one possibility includes adding a sixth stage, another possibility uses a plain adder (not a full ALU) in the EX stage.

Add hardware to the implementation below. Source files for the diagram are at: [http://www.ece.lsu.edu/ee4720/2013/mpipei3.pdf](http://www.ece.lsu.edu/ee4720/2013/mpipei3.pdf)
To see how a shift unit can be added to MIPS see Fall 2010 Homework 3.