Computer Architecture

EE 4720

Final Examination

10 May 2007, 7:30–9:30 CDT

Problem 1 (20 pts)
Problem 2 (20 pts)
Problem 3 (20 pts)
Problem 4 (20 pts)
Problem 5 (20 pts)

Exam Total (100 pts)

Good Luck!
Problem 1: (20 pts) The statically scheduled MIPS implementation illustrated to the right is taken from the class notes. To avoid making things too easy some descriptions were removed from logic blocks in the lower-left corner.

(a) The execution of a code fragment is shown below, followed by a table with rows corresponding to labeled wires in the diagram (including Stall ID). Fill in the table showing values on those wires only for cycles in which those values are used. That is, if a value in the table is changed execution must be incorrect.

Complete the table, omitting unused values.

---

<table>
<thead>
<tr>
<th>Cycle</th>
<th>A</th>
<th>B</th>
<th>C</th>
<th>D</th>
<th>Stall ID</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>8</td>
<td>0</td>
<td>1</td>
<td>0 0 0 1 0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>2</td>
<td>0</td>
<td>0</td>
<td>1 1 0 0 0</td>
</tr>
<tr>
<td>2</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0 0 0 0 0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>0 0 0 0 0</td>
</tr>
</tbody>
</table>

Solution Discussion

A: This control signal is used to insert add and other instructions that use the floating-point adder. When the signal is 0, fd passes through unchanged and xw is set to take the multiplier output. An instruction is inserted when the control signal is 1: the fd value from ID stage will enter and the xw control signal will be set to take the adder output.
In the code above the \texttt{add.d} and \texttt{sub.d} need the FP adder. The \texttt{1} in cycle 2 is generated for the \texttt{add.d}, it arrives at \texttt{A1} in cycle 3. Also in cycle 3 a \texttt{0} is generated for the \texttt{sub.d} instruction, it is refused entry because it would have arrived at \texttt{WF} in the same cycle as \texttt{mul.d}. In cycle 4 the signal is \texttt{1} and so the \texttt{sub.d} enters \texttt{A1} in cycle 5. If there is no instruction being inserted and there is no multiply passing through it does not matter what the value is and so those entries are blank (cycles 0, 1, and 5 \ldots 10).

\textit{B:} This signal provides the floating-point register to write for the instruction in stage \texttt{A1/M3}. Note that add-unit and multiply-unit instructions pass through this stage but instructions that use the integer pipeline to get a floating-point register value do not pass through this stage. That's why \texttt{f4} is not present here (it is inserted in the next stage).

\textit{C:} This control signal is used to insert instructions that get their value from the integer pipeline. In the example, that's \texttt{lwc1}, another such instruction is \texttt{mtc1}, seen in part b. The \texttt{lwc1} is inserted in cycle 7, which is its last cycle in ID. The signal must be \texttt{0} when other instructions pass through, that happens in cycles 4, 5, and 6. At other cycles it doesn't matter what the value is.

\textit{D:} This is the control signal for the \texttt{WF}-stage multiplexor. A value of \texttt{0} selects the value from the integer pipeline, a \texttt{1} selects the floating-point add unit, and a \texttt{2} selects the multiply unit. The value has no effect if there isn't an instruction in \texttt{WF} in the next cycle, for that reason values are blank in cycles 0 to 5 and cycle 10.

\textit{Stall ID:} This value is \texttt{1} if there is a stall. Note that a stall starts in the cycle before the beginning of an arrow (cycles 3 and 6) and the stall ends in the cycle before the arrowhead. Unlike the other signals this one must be shown every cycle to achieve the given execution.

\textit{Grading Note:} For \textit{Stall ID} very few showed \texttt{0}'s for every cycle without a stall.
(b) Show the execution of the code below on the implementation assuming that all needed bypass are present. Don’t forget to check for dependencies. (Instruction `mtc1` moves a value from an integer register to a floating-point register.)

☑ Pipeline diagram.

```
| # Cycle | 0  1  2  3  4  5  6  7  8  9  10  11 |
|---------|------------------|------------------|------------------|
| mtc1 f2, r7 | IF    | ID    | EX    | ME    | WF    | <- Solution |
| add.s f3, f4, f2 | IF    | ID    | A1    | A2    | A3    | A4    | WF    | <- Solution |
| add.s f6, f3, f8 | IF    | ID    | -------> | A1    | A2    | A3    | A4    | WF    | <- Solution |

Diagram shown above. Note that it's possible to bypass `f2` from `mtc1` to the `add.s` without a stall.

Grading Note: Most did not realize a `mtc1-to-add.s` bypass was possible and so showed a stall in cycle 3.
(c) Add the bypass paths needed by the code above and show the control logic for the added paths. **Do not add unneeded bypass paths.** *Hint: Control logic should consist of two one-bit signals.*

☑️ **Bypass paths for code above.**

Bypass paths shown in red. Note that the bypass from \texttt{mtc1} to \texttt{add.s} is taken from the \texttt{ME} stage by extending the \texttt{ME-to-EX} bypass connection.

Also, it would probably make more sense to connect the outputs of added bypass multiplexors to both the add and multiply units. The reason for not doing it in the diagram was just space. Those solving the problem might have avoided doing so since unneeded bypass paths were not to be added. Points would not have been deducted for that since those \texttt{ME-to-M1} paths are free.

☑️ **Control logic for added bypass paths.**

Control logic shown in blue. The control signals are computed in \texttt{ID}, pass through the \texttt{ID/A1} latch and are used in \texttt{A1}. Computing the control signals in \texttt{A1} is not a good idea because extra pipeline latch space would be needed for \texttt{fs} and \texttt{ft} (ten bits versus two) and worse the floating point add would have to wait for the comparison units.
Problem 2: (20 pts) Illustrated is the execution of some code on our dynamically scheduled MIPS implementation along with the contents of the ID register map, the commit register map, and the physical register file. The implementation itself is shown on the next page.

<table>
<thead>
<tr>
<th># Cycle</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
<th>8</th>
<th>9</th>
<th>10</th>
<th>11</th>
<th>12</th>
<th>13</th>
<th>14</th>
</tr>
</thead>
<tbody>
<tr>
<td>mul.d f2, f4, f6</td>
<td>IF</td>
<td>ID</td>
<td>Q</td>
<td>RR</td>
<td>M1</td>
<td>M2</td>
<td>M3</td>
<td>M4</td>
<td>WF</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>add.d f4, f2, f10</td>
<td>IF</td>
<td>ID</td>
<td>Q</td>
<td>RR</td>
<td>A1</td>
<td>A2</td>
<td>A3</td>
<td>WF</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ldc1 f2,0(r1)</td>
<td>IF</td>
<td>ID</td>
<td>Q</td>
<td>EA</td>
<td>ME</td>
<td>WF</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sub.d f2, f2, f8</td>
<td>IF</td>
<td>ID</td>
<td>Q</td>
<td>RR</td>
<td>A1</td>
<td>A2</td>
<td>A3</td>
<td>WF</td>
<td>C</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

ID Register Map
F2: 12 9 71 99
F4: 18 51

Commit Register Map
F2: 12 9 71 99
F4: 18 51

Physical Register File
9 [ 2.1 ]
12 2.0
18 4.0
51 [ 4.1 ]
71 [ 2.2 ]
99 [ 2.3 ]

(a) Answer the following

- Which physical register was allocated for f4 in add.d?
  Physical register 51.

- If one used the ID map to determine the value of f2 in cycle 11, what value would one obtain? **Hint: It's a two-step process.**
  Value of 2.3 (from physical register 99).

- If one used the commit map to determine the value of f2 in cycle 11, what value would one obtain? **Hint: It’s a two-step process.**
  Value of 2.1 (from physical register 9).

- In cycle 11 where is the value of f2 from ldc1 located?
  In the physical register file, in physical register 71.
Problem 2, continued: Dynamically scheduled processor shown for reference.
Problem 2, continued:

### Cycle 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14

<table>
<thead>
<tr>
<th>mul.d f2, f4, f6</th>
<th>IF</th>
<th>ID</th>
<th>Q</th>
<th>RR</th>
<th>M1</th>
<th>M2</th>
<th>M3</th>
<th>M4</th>
<th>WF</th>
<th>C</th>
</tr>
</thead>
<tbody>
<tr>
<td>add.d f4, f2, f10</td>
<td>IF</td>
<td>ID</td>
<td>Q</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>C</td>
</tr>
<tr>
<td>ldc1 f2,0(r1)</td>
<td>IF</td>
<td>ID</td>
<td>Q</td>
<td>EA</td>
<td>ME</td>
<td>WF</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>sub.d f2, f2, f8</td>
<td>IF</td>
<td>ID</td>
<td>Q</td>
<td>RR</td>
<td>A1</td>
<td>A2</td>
<td>A3</td>
<td></td>
<td></td>
<td>C</td>
</tr>
</tbody>
</table>

### ID Register Map
- F2: 12 9 71 99
- F4: 18 51

### Commit Register Map
- F2: 12 9 71 99
- F4: 18 51

### Physical Register File
- 9 [ 2.1 ]
- 12 2.0
- 18 4.0
- 51 [ 4.1 ]
- 71 [ 2.2 ]
- 99 [ 2.3 ]

### Cycle 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14

(b) Suppose that in cycle 11 the contents of physical register number 71 was somehow changed, perhaps due to a one-time problem. If the code executes as shown then the program runs correctly. But if a hardware interrupt happens (is taken) at the wrong time execution would be incorrect because of this change. Explain why, illustrate timing details on the diagram.

**Reason for incorrect execution.**

Physical register 71 holds the value of \( f2 \) used as a source by \( \text{sub.d} \). If the value were changed in cycle 11 that would not affect \( \text{sub.d} \) since it already read (actually bypassed) the value in cycle 7 (if it got it from the register file it would be in cycle 6). If by chance the handler for the hardware interrupt starts right after \( \text{ldc1} \) then execution would have to resume at \( \text{sub.d} \) (and since it's a hardware interrupt there's no reason to think any of the instructions above caused the problem). When the handler returns \( \text{sub.d} \) will again execute (it didn't commit the first time) but this time it will read the changed 71 from the physical register file.

The key feature is the handler starting between \( \text{ldc1} \) and \( \text{sub.d} \).

**Grading Notes:** Many solutions described the handler as starting, say, in cycle 12. Instead, the solution should have indicated the last instruction to commit before the handler starts.

**Timing details on diagram.**

See the answer above.
Problem 3: (20 pts) The MIPS code below runs on a system using a bimodal branch predictor of the indicated sizes. Branch outcomes are shown for each branch, the outcome patterns will continue to repeat.

BIGLOOP:
B1: 0x1000 beq r1, r2 T T T T T N T N T N T T T T T N T T N T T N T N T T ... nonbranch insn.
... B2: 0x1100 bne r3, r4 N N N N N N N N N N N N N N N N N N N N ... nop
j BIGLOOP
nop

(a) What is the accuracy after warmup of a bimodal branch predictor with a $2^{14}$-entry BHT on branch B1?

$2^{14}$-entry BHT bimodal accuracy on B1.
Accuracy is 60%.

(b) What is the accuracy after warmup of a bimodal branch predictor with a $2^4$-entry BHT on branch B1?

$2^4$-entry BHT bimodal accuracy on B1.

With a $2^4$-entry BHT branches B1 and B2 will share the same entry. Since B2 always executes after an execution of B1 it will be as though the counter were unchanged when B1 is taken and decremented by 2 when B1 is not taken. The counter will soon reach zero and only the not-taken outcomes will be correctly predicted and so the accuracy is 30%.

(c) What is the smallest BHT size for which one can obtain the same accuracy on branch B1 as a $2^{14}$ entry table? Explain.

Smallest size for $2^{14}$ entry accuracy.
Smallest size: $2^7$ entries.
Reason.
That is the smallest size at which B1 and B2 use separate entries. It’s the sharing of entries that results in the lower accuracy in part b.

(d) Normally the BHT in a MIPS implementation is indexed starting at bit position 2 (omitting the 2 least-significant bits) of the branch PC (address). For the following questions think about answers to the preceding parts but answer the question for ordinary programs, not the code sample above.

Why might starting at position 3 or 4 be better?
Better means reducing the number of collisions (sharing of entries, as in part b). Taking, say, the 14 PC bits from 16:3 instead of 15:2 would separate branches that differed at bit 16 but whose lower bits are identical. That’s good. That might be offset by collisions from branches which differ only in bit position 2; those branches would be adjacent and since that’s unlikely there would probably be a benefit by starting at 3.

Why might starting at position 10 or 11 be worse?
About one out of six instructions is a branch, so starting at 10 would certainly result in collisions by nearby branches.
Problem 4: (20 pts) The diagram below is for a 4-MiB (2^{22}\text{-character}) set-associative cache with a line size of 16 characters on a system with the usual 8-bit characters.

(a) Answer the following, formulae are fine as long as they consist of grade-time constants.

☑ Fill in the blanks in the diagram.

☑ Show the address bit categorization. Label the sections appropriately. (Alignment, Index, Offset, Tag.)

<table>
<thead>
<tr>
<th>Tag</th>
<th>Index</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>21</td>
<td>20</td>
</tr>
<tr>
<td>14</td>
<td>4</td>
<td>3</td>
</tr>
</tbody>
</table>

☑ Associativity:

The cache is 2-way set associative.

☑ Memory Needed to Implement (Indicate Unit!!):

It's the cache capacity plus \(2 \times 2^{21-4} (32 - 21 + 1)\) bits.

☑ Show the bit categorization for a 64-way set-associative cache with the same capacity and line size.

<table>
<thead>
<tr>
<th>Tag</th>
<th>Index</th>
<th>Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>16</td>
<td>15</td>
</tr>
<tr>
<td>14</td>
<td>4</td>
<td>3</td>
</tr>
</tbody>
</table>

10
Problem 4, continued:

(b) The code below runs on the same cache as the first part of this problem. Initially the cache is empty; consider only accesses to the array.

✓ What is the hit ratio running the code below? Explain

\[
\text{double sum = 0.0;}
\]
\[
\text{short *a = 0x2000000; \hfill // sizeof(short) = 2 characters.}
\]
\[
\text{int i;}
\]
\[
\text{int ILIMIT = 1 << 10; \hfill // = 2^{10}}
\]
\[
\text{for(i=0; i<ILIMIT; i++) sum += a[i];}
\]

The line size of 16 characters is given, the size of an array element is two characters. The miss on the first iteration will bring in 16 characters, a line. The second iteration will access data on this line. The line will be “used up” at \( i = \frac{16}{2} = 8 \), and so for each miss there are 7 hits. The hit ratio is \( \frac{7}{8} \).

(c) The code below runs on a direct mapped cache with the same line size and capacity as the cache from the first part. Initially the cache is empty; consider only accesses to the arrays. Choose \( b, \) \( \text{ILIMIT} \), and \( \text{ISTRIDE} \) so that the cache is completely filled in the minimum number of iterations (minimum \( \text{ILIMIT} \)). (Every access should be a miss.)

✓ \( b, \) \( \text{ILIMIT} \), and \( \text{ISTRIDE} \)

✓ Briefly explain each choice.

\[
\text{double sum = 0.0;}
\]
\[
\text{char *a = 0x2000000; \hfill // sizeof(char) = 1 character.}
\]
\[
\text{char *b = 0x3000010; \hfill // SOLUTION}
\]
\[
\text{int i;}
\]
\[
\text{int ILIMIT = 1 << 17; \hfill // SOLUTION}
\]
\[
\text{int ISTRIDE = 1 << 5; \hfill // SOLUTION}
\]
\[
\text{for(i=0; i<ILIMIT; i++)}
\]
\[
\text{sum += a[i*ISTRIDE] + b[i*ISTRIDE];}
\]

Since the cache is direct mapped generate each index exactly once. Accesses to \( a \) generate even indices and \( b \) odd indices.
Problem 5: Answer each question below.

(a) (5 pts) Consider trap instructions and instructions that raise exceptions.

What are trap instructions typically used for?

Trap instructions allow code running in user mode to call operating system routines. Those routines can do things that user code is not allowed to do, such as accessing hardware. A trap instruction might be used for system calls, for example, to open or read from a file.

Sometimes when an instruction in a program raises an exception the program ultimately is allowed to continue. Give an example of such an exception, and what the handler might do.

Load and store instructions frequently encounter routine problems that the operating system can fix. This might include moving a page of memory from the disk into memory. After the handler fixes such a problem it will restart the program at the load or store that raised the exception, with the expectation that the load or store would now complete normally.

(b) (5 pts) When a MIPS instruction raises an exception the type of exception is written to the cause register. SPARC V8 lacks an equivalent of a cause register, so what does it use as a substitute? Explain.

SPARC calls different exception handlers for each type of exception so there is no need to check a cause register. For example, suppose a FP instruction raises an exception due to an arithmetic error. On SPARC a handler just for that exception would be called (located at entry 8 in the trap table), in MIPS a generic handler would be called which would have to examine the cause register to discover, for example, that a FP exception was raised. It would then jump to the appropriate handler.
(c) (5 pts) An early critic might have said that the improvements realized by dynamically scheduled systems could be achieved on much less expensive statically scheduled systems by using better compilers. The particular compiler improvements would help statically scheduled systems but have no impact on dynamically scheduled ones. Consider two-way superscalar statically and dynamically scheduled systems for the examples needed below.

☑ Explain what the compilers would have to do and why.

A two-way statically scheduled superscalar system would likely suffer from stalls due to true dependencies, see the first code fragment below. A compiler could avoid those stalls by scheduling (re-arranging) instructions, see the second fragment below.

☑ Provide an example, showing code before and after optimization.

# Solution

# Before optimization, execution on statically scheduled 2-way superscalar.
# Execution is same as a less-expensive scalar system.

add r1, r2, r3 IF ID EX ME WB  
sub r4, r1, r5 IF ID -> EX ME WB 
or r6, r7, r8 IF -> ID EX ME WB 
and r9, r6, r10 IF -> ID -> EX ME WB 

# Before optimization, execution on dynamically scheduled 2-way superscalar.
# Though SUB and AND instructions wait other instructions aren't delayed.

add r1, r2, r3 IF ID Q RR EX WB C  
sub r4, r1, r5 IF ID Q RR EX WB C 
or r6, r7, r8 IF ID Q RR EX WB C 
and r9, r6, r10 IF ID Q RR EX WB C 

# After optimization: Execution is ideal, same as a more-expensive DS system.

add r1, r2, r3 IF ID EX ME WB  
or r6, r7, r8 IF ID EX ME WB  
sub r4, r1, r5 IF ID EX ME WB  
and r9, r6, r10 IF ID EX ME WB 

(d) (5 pts) What is it about loads that allow dynamically scheduled systems to outperform statically scheduled systems even with good compilers?

☑ Explain.

Unlike most other integer instructions, loads take two cycles to produce a result and so a compiler will need to find at least \( n \) instructions to place between a load and an instruction sourcing the loaded value. What’s worse than that is that sometimes loads miss the cache. If the compiler misses the L1 cache but hits the L2 cache it might be ten cycles before a result is ready, so the compiler might be able to at least schedule away some stalls for a particular load. However, it can’t do that for all loads.

In contrast a dynamically scheduled system will allow non-dependent instructions following a missing load to execute.