Problem 1: Consider these add instructions in three common ISAs. (Use the ISA manuals linked
to the references page, [http://www.ece.lsu.edu/ee4720/reference.html](http://www.ece.lsu.edu/ee4720/reference.html))

# MIPS64
addu r1, r2, r3

# SPARC V9
add g2, g3, g1

# PA RISC 2
add r1, r2, r3

(a) Show the encoding (binary form) for each instruction. Show the value of as many bits as
possible.

Codings shown below. For PA-RISC the ea, ec, and ed fields are labeled e1, e2, and e3, respectively in the
instruction descriptions. There is no label for the eb field in the instruction description of the add and yes it would make
sense to use e0 instead of e1 but they didn’t for whatever reason.

<table>
<thead>
<tr>
<th>opcode</th>
<th>rs</th>
<th>rt</th>
<th>rd</th>
<th>sa</th>
<th>func</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPS64:</td>
<td>0</td>
<td>2</td>
<td>3</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>31 26 25 21 20 16 15 11 10 6 5 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>op</td>
<td>rd</td>
<td>op3</td>
<td>rs1</td>
<td>\</td>
<td>asi</td>
</tr>
<tr>
<td>SPARC V9:</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td>2</td>
<td>0</td>
</tr>
<tr>
<td>31 30 29 25 24 19 18 14 13 12 5 4 0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>OPCD</td>
<td>r2</td>
<td>r1</td>
<td>c</td>
<td>t</td>
<td>ea</td>
</tr>
<tr>
<td>PA-RISC 2:</td>
<td>2</td>
<td>3</td>
<td>2</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0 5 6 10 11 15 16 18 19 20 21 22 23 24 25 26 27 31</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(b) Identify the field or fields in the SPARC add instruction which are the closest equivalent to
MIPS’ func field. (A field is a set of bits in an instruction’s binary representation.)

SPARC op3 is closest to MIPS func.

(c) Identify the field or fields in the PA-RISC add instruction which are the closest equivalent to
MIPS’ func field. Hint: Look at similar PA-RISC instructions such as sub and xor.

Fields ea (e1), eb, ec (e2), and ed (e3) are closest to the func field. The “e” is for extension.
(In the instruction descriptions the fields are called e1, etc, but in the instruction formats chapter
they are called ea.)

(d) The encodings of the SPARC and MIPS add instructions have unused fields: non-opcode fields
that must be set to zero. Identify them.

For SPARC the asi field must be set to zero. The i field must also be set but that determines whether the
instruction uses a register or immediate, so it’s not unused. In the MIPS instruction the sa field is unused.
Problem 2:  Read the Overview section of the PA-RISC 2.0 Architecture manual, http://h21007.www2.hp.com/dspp/files/unprotected/parisc20/PA_1_overview.pdf. (If that link doesn’t work find the overview section from the course references page, http://www.ece.lsu.edu/ee4720/reference.html.)

A consequence of the unused fields in MIPS and SPARC add instructions and RISC’s fixed-width instructions is that the instructions are larger than they need to be.

The PA-RISC overview explains how PA-RISC embodies important RISC characteristics, as do other RISC ISAs, but also has unique features of its own.

(a) It is because of one of those class of features that the PA-RISC 2.0 add instruction lacks an unused field. What is PA-RISC’s catchy name for those features?

Pathlength Reduction. Rather than let the c, f, and d fields go to waste, PA RISC uses them to include additional functionality, conditionally squashing the next instruction. With the additional functionality some programs would need fewer instructions, hence the term pathlength reduction.

(b) Provide an objection (from the RISC point of view) to the added functionality of PA-RISC’s add instruction. If possible, find places in the overview that provide or at least hint at counterarguments to those objections.

Adding functionality complicates the pipeline, increasing engineering time and reducing chip area available for things like caches. Counterarguments might be found in the second instruction where they argue “reduced” should not be considered above any other quality.
Problem 3: Many ISAs today started out as 32-bit ISAs and were extended to 64 bits. Two examples are SPARC (v8 is 32 bits, v9 is 64 bits) and MIPS (MIPS32 and MIPS64). One important goal is that code compiled for the 32-bit version should run unchanged on the 64-bit version. Another important goal is to add as little as possible in the 64-bit version. For example, it would be easy maintain compatibility by adding a new set of 64-bit integer registers and new 64-bit integer instructions, but that would inflate the cost of the implementation. Another approach would be to extend the existing 32-bit integer registers to 64 bits and change the existing instructions so they now operate on 64-bit quantities, but that would break 32-bit code (consider sll followed by srl).

(a) Does a MIPS32 add instruction, for example, $add$, $s1$, $s2$, $s3$, perform 64-bit arithmetic when run on a MIPS64 implementation? If not, what instruction should be used to perform 64 bit integer arithmetic?

No. The $daddy$ instruction does 64-bit integer arithmetic.

(b) Does a SPARC v8 add instruction, for example, $add$, $%g2$, $%g3$, $%g1$, perform 64-bit arithmetic when run on a v9 implementation? If not, what instruction should be used?

Yes.

Problem 4: Continuing with techniques for extending 32-bit ISAs to 64 bits, consider the problem of floating-point registers. Both MIPS32 and SPARC v8 have 32 32-bit FP registers that can be used in pairs to perform 64-bit FP arithmetic. Both 64-bit versions effectively have 32 64-bit FP registers, but using different approaches.

(a) Describe the different approaches.

MIPS takes the simpler approach: In mode 0 (FR 0) there are 32 32-bit FP registers, as in MIPS32. In mode 1 there are 32 64-bit FP registers and double-precision instructions can use odd-numbered registers.

In SPARC V9 there are 32 64-bit registers, numbered f0, f2, ..., f62; registers f1, ..., f31 are also defined but these overlap the even registers. Register numbers above f31 are encoded in double-precision FP instructions by putting the MSB of the register number in the LSB of the field. That is, a value of 1 in the register field (which would be illegal in SPARC V8 double precision instruction) actually refers to register f32; a value of 5 refers to f36, etc.