| Conditions Closed Boo Bring one | Fall 2005 Final Exam Review sere 3 December 2005, 12:30-14:30 (12:30-2:30 PM) CST (Here). ok, Closed Notes 215 × 280 mm note sheet. e communication devices. | fr-1 | Web pa RSS Solved tes Statically | rse Web page daily for hints, new resources. ge: http://www.ece.lsu.edu/ee4720/index.html feed: http://www.ece.lsu.edu/ee4720/rss_home.xml ts and homework: http://www.ece.lsu.edu/ee4720/prev.html Scheduled MIPS Study Guide: | fr-2 |
|---|---|------|---|---|------|
| | ree or maybe four problems. short answers. | | Dynamica http:/ Cache Stu | //www.ece.lsu.edu/ee4720/guides/ssched.pdf lly Scheduled MIPS Study Guide: //www.ece.lsu.edu/ee4720/guides/ds.pdf dy Guide: //www.ece.lsu.edu/ee4720/guides/cache.pdf | |
| fr-1 | EE 4720 Lecture Transparency. Formatted 9:46, 9 December 2005 from lslift. | fr-1 | fr-2 | EE 4720 Lecture Transparency. Formatted 9:46, 9 December 2005 from lslifr. | fr-2 |
| Study hom Solve pre Memori Followin Use the | nework assigned this semester—test questions often are based on home evious test problems, start with more recent problems. zing solutions is not the same as solving. ng and understanding solutions is not the same as solving. solutions for brief hints and to check your own solutions. | | They are a Instruction Should be Should be For exa Not rec Cache Diag Determine Determine Write program | able to easily write MIPS programs. able to use other instructions in examples. mple, SPARC, etc. quired to memorize instruction names, except for common MIPS instruction, Address Bits, and Program e cache structure from diagram. (Line size, etc.) e hit ratio from program. gram to fill cache, maximize misses, etc. | |
| fr-3 | EE 4720 Lecture Transparency. Formatted 9:46, 9 December 2005 from Islift. | fr-3 | fr-4 | EE 4720 Lecture Transparency. Formatted 9:46, 9 December 2005 from lslift. | fr-4 |

fr-5 fr-5 fr-6 Topics fr-6 Compilers and Optimization Introductory Material Steps in building and compiling. ISA v. Implementation. Basic optimization techniques, compiler optimization switches. Factors influencing ISA and implementation. Profiling. CPU Performance Equation Compiler ISA and implementation switches. Benchmark types. How programmer typically uses compiler switches (options). Compiling and Optimization SPEC Benchmark Suite SPEC membership and their interests. Benchmark programs (types, how they were selected). Rules for running benchmarks and disclosing results. fr-5 fr-5 fr-6 fr-6 EE 4720 Lecture Transparency, Formatted 9:46, 9 December 2005 from Islift EE 4720 Lecture Transparency, Formatted 9:46, 9 December 2005 from Islift fr-7 fr-7 fr-8 fr-8 Instruction Set Design Control Transfer Instructions: Types, when to use. Data Types: What to include, what to leave out. Branch, Jump, Jump & Link, Call, Return Basic integer and floating point Format of displacements in instruction. Packed types: BCD, integer, saturating integer. Specification of condition: condition code registers, integer registers, loop counter. Size choices. Delayed and predicated instructions; prediction hints. Instruction Coding. Memory and Register Organization Fixed-length, variable-length, and bundled instructions. Addressing Modes: What they do, which ones to include. Splitting of opcode field (as in MIPS type-R instructions). Register, Immediate, Direct, Register Deferred (Register Indirect), Displacement, Indexed, Memory Indirect, Autoincrement, Autodecrement, Scaled. fr-7 fr-7 fr-8 fr-8 EE 4720 Lecture Transparency, Formatted 9:46, 9 December 2005 from Islift EE 4720 Lecture Transparency, Formatted 9:46, 9 December 2005 from Islift

| fr-9 | fr-9 | fr-10 | fr-10 |
|---|-------|---|-------|
| ISA Classifications: RISC, CISC, VLIW | | Dependency Definitions | 11-10 |
| MIPS | | Hazard Definitions | |
| MIPS Classification: RISC | | For a Given Pipelined Implementation | |
| Goals: ISA should allow simple, high-speed implementation. | | Show pipeline execution diagrams. | |
| | | Show register contents at any cycle. | |
| Instruction types. Know how to read and write MIPS programs. | | Determine control hardware. | |
| Know now to read and write MIPS programs. | | | |
| Statically Scheduled MIPS Implementations | | Determine CPI. | |
| Unpipelined Implementation | | | |
| Pipelined Implementations | | | |
| Basic (2-cycle branch penalty). | | | |
| Zero-cycle branch penalty. | | | |
| Bypassed. | | | |
| | | 4.40 | . 10 |
| fr-9 EE 4720 Lecture Transparency. Formatted 9:46, 9 December 2005 from Islift. | fr-9 | fr-10 EE 4720 Lecture Transparency. Formatted 9:46, 9 December 2005 from bilifr. | fr-10 |
| | | | |
| | | | |
| fr-11 | fr-11 | fr-12 | fr-12 |
| Interrupts and Exceptions and Traps | fr-11 | Long Latency Operations | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. Detecting WB structural hazards: reservation register. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. Pipeline activity leading to execution of handler. | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. Detecting WB structural hazards: reservation register. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. Pipeline activity leading to execution of handler. Vectored traps (using trap table). | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. Detecting WB structural hazards: reservation register. Detecting and handling RAW hazards: ID-stage v. pre-WB stall. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. Pipeline activity leading to execution of handler. Vectored traps (using trap table). | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. Detecting WB structural hazards: reservation register. Detecting and handling RAW hazards: ID-stage v. pre-WB stall. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. Pipeline activity leading to execution of handler. Vectored traps (using trap table). | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. Detecting WB structural hazards: reservation register. Detecting and handling RAW hazards: ID-stage v. pre-WB stall. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. Pipeline activity leading to execution of handler. Vectored traps (using trap table). | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. Detecting WB structural hazards: reservation register. Detecting and handling RAW hazards: ID-stage v. pre-WB stall. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. Pipeline activity leading to execution of handler. Vectored traps (using trap table). | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. Detecting WB structural hazards: reservation register. Detecting and handling RAW hazards: ID-stage v. pre-WB stall. | fr-12 |
| Interrupts and Exceptions and Traps Difference between interrupt, exception, trap. Causes of exceptions, role of handler. Privileged Mode. Pipeline activity leading to execution of handler. Vectored traps (using trap table). | fr-11 | Long Latency Operations Types of operations. (Floating point and maybe load.) Degree of pipelining: Initiation interval, latency. Detecting functional unit structural hazards. Detecting WB structural hazards: reservation register. Detecting and handling RAW hazards: ID-stage v. pre-WB stall. | fr-12 |

| fr-13 | | fr-13 | fr-14 | fr-14 |
|--|---|-------|--|-------|
| Loop Unrolling | | | Recovery | |
| Hand unrolling of loops. | | | Goal: Undo execution starting at some instruction. | |
| Dynam | nic Scheduling | | Reasons: exception, branch misprediction. | |
| Regis | ster Renaming | | | |
| Н | ow renaming allows out-of-order execution. | | | |
| W | here registers get renamed. | | | |
| Ro | ole of register maps. | | | |
| Reor | der Buffer | | | |
| No | ormal Use | | | |
| | Issue: placement of instructions in reorder buffer. | | | |
| | Completion: updating reorder buffer entry | | | |
| | Commitment (retirement): removal from reorder buffer entry. | | | |
| fr-13 | EE 4720 Lecture Transparency. Formatted 9:46, 9 December 2005 from Islifr. | fr-13 | fr-14 EE 4720 Lecture Transparency. Formatted 9:46, 9 December 2005 from Islifr. | fr-14 |
| | | | | |
| fr-15 | | fr-15 | fr-16 | fr-16 |
| | le Issue | fr-15 | fr-16 Caches | fr-16 |
| Multip | le Issue rscalar | fr-15 | | fr-16 |
| Multip Supe | | fr-15 | Caches | fr-16 |
| Multip Supe | erscalar | fr-15 | Cache structure, connection of memory devices. | fr-16 |
| Multip Supe | erscalar uplication of Resources. | fr-15 | Caches Cache structure, connection of memory devices. Line size implications. | fr-16 |
| Multip Supe Di | rscalar uplication of Resources. For n instructions / cylce: Fetch, decode, rename, writeback, commit. For $< n$ instructions: load/store, floating-point units. | fr-15 | Caches Cache structure, connection of memory devices. Line size implications. Computing hit ratio for given program. | fr-16 |
| Multip Supe Di | rscalar uplication of Resources. For n instructions / cylce: Fetch, decode, rename, writeback, commit. For $< n$ instructions: load/store, floating-point units. | fr-15 | Caches Cache structure, connection of memory devices. Line size implications. Computing hit ratio for given program. Set Associative Caches | fr-16 |
| Multip Supe Di Ad In | rscalar uplication of Resources. For n instructions / cylce: Fetch, decode, rename, writeback, commit. For $< n$ instructions: load/store, floating-point units. dded Complexity struction fetch inefficiency. | fr-15 | Caches Cache structure, connection of memory devices. Line size implications. Computing hit ratio for given program. Set Associative Caches Definitions: line (block), index, tag, alignment, associativity | fr-16 |
| Multip Supe Di Ad In | rscalar uplication of Resources. For n instructions / cylce: Fetch, decode, rename, writeback, commit. For $< n$ instructions: load/store, floating-point units. | fr-15 | Caches Cache structure, connection of memory devices. Line size implications. Computing hit ratio for given program. Set Associative Caches Definitions: line (block), index, tag, alignment, associativity Connection of tag and data memory. Special Cases: Direct mapped, Fully associative. | fr-16 |
| Multip Supe Di Ad In | rescalar uplication of Resources. For n instructions / cylce: Fetch, decode, rename, writeback, commit. For $< n$ instructions: load/store, floating-point units. dded Complexity struction fetch inefficiency. ules for fetching a new group. | fr-15 | Cache structure, connection of memory devices. Line size implications. Computing hit ratio for given program. Set Associative Caches Definitions: line (block), index, tag, alignment, associativity Connection of tag and data memory. Special Cases: Direct mapped, Fully associative. Cache Write Options | fr-16 |
| Multip Supe Dr Ad In Rr VLIV | rescalar uplication of Resources. For n instructions / cylce: Fetch, decode, rename, writeback, commit. For $< n$ instructions: load/store, floating-point units. dded Complexity struction fetch inefficiency. ules for fetching a new group. | fr-15 | Cache structure, connection of memory devices. Line size implications. Computing hit ratio for given program. Set Associative Caches Definitions: line (block), index, tag, alignment, associativity Connection of tag and data memory. Special Cases: Direct mapped, Fully associative. Cache Write Options Write allocate or write around. | fr-16 |
| Multip Supe Dr Ad In Rr VLIV | rescalar uplication of Resources. For n instructions / cylce: Fetch, decode, rename, writeback, commit. For $< n$ instructions: load/store, floating-point units. dded Complexity struction fetch inefficiency. ules for fetching a new group. | fr-15 | Cache structure, connection of memory devices. Line size implications. Computing hit ratio for given program. Set Associative Caches Definitions: line (block), index, tag, alignment, associativity Connection of tag and data memory. Special Cases: Direct mapped, Fully associative. Cache Write Options | fr-16 |
| Multip Supe Dr Ad In Rr VLIV | rescalar uplication of Resources. For n instructions / cylce: Fetch, decode, rename, writeback, commit. For $< n$ instructions: load/store, floating-point units. dded Complexity struction fetch inefficiency. ules for fetching a new group. W ifference with superscalar: instruction bundling. | fr-15 | Cache structure, connection of memory devices. Line size implications. Computing hit ratio for given program. Set Associative Caches Definitions: line (block), index, tag, alignment, associativity Connection of tag and data memory. Special Cases: Direct mapped, Fully associative. Cache Write Options Write allocate or write around. | fr-16 |

