11-1 EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11.

11-3

Superscalar Machines

11-4

11-2

11-2

Superscalar Processor:

11-3

A multiple-issue machine that implements a conventional ISA (such as MIPS and SPARC).

Types of Multiple Issue Machines

Code need not be recompiled.

General-purpose processors were superscalar starting in early 1990's.

VLIW Processor:

A multiple-issue machine that implements a VLIW ISA ...

... in which simultaneous execution considered. (More later.)

Since VLIW ISAs are novel, code must be re-compiled.

Idea developed in early 1980's, ...

- ... so far used in special-purpose and stillborn commercial machines, ...
- ... and is being used in Intel's next generation processor.

Intel's Itanium implements the Itanium (IA-64) VLIW ISA.

(Name of ISA and implementations are both Itanium.)

11-4

n-Way Superscalar Machine Construction

Start with a scalar, a.k.a. single-issue, machine.

Duplicate hardware so that most parts can handle n instructions per cycle.

Don't forget about control and data hazards.

11-3 EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11 11-3

11-4

11-4 EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11

11-5 11-5 11-6 Superscalar Difficulties Superscalar Difficulties Register File Instruction Fetch Memory system may be limited to aligned fetches . . . Scalar: 2 reads, 1 write per cycle. ... for example, if branch target is 0x1114 ... n-way: 2n reads, n writes per cycle. ... instructions starting at 0x1110 may be fetched (and the first ignored) wasting fetch bandwidth. Dependency Checking and Bypass Paths For ALU Instructions Scalar, about 4 comparisons per cycle. n-way, about $n(2(2n+n-1)=6n^2-2n$ comparisons. Loads-Use Stalls Scalar, only following instruction would have to stall (if dependent). n-way, up to the next 2n-1 instructions would have to stall (if dependent). 11-5 11-5 11-6 EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11. EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11 11-7 Typical Superscalar Processor Characteristics 11-7 11-8 VLIW Instruction Fetch Very-Long Instruction Word (VLIW): An ISA or processor in which instructions are grouped into bundles which are designed to be Instructions fetched in groups, which must be aligned in some systems. executed as a unit. Unneeded instructions ignored. Explicitly Parallel Instruction Computing: Intel's version of VLIW. Here, VLIW includes EPIC. Instruction Decode (ID) Key Features Entire group must leave ID before next group (even 1 insn) can enter. Instructions grouped in bundles. Bundles carry dependency information. Execution Can only branch to beginning of a bundle. Not all hardware is duplicated and therefore some instruction pairs cause stalls. For example, early processors could simultaneously start one floating-point and one integer $instruction \ \dots$... but could not simultaneously start two integer instructions.

11-8

11-6

11-6

11-8

11-8

11-9 11-9 11-10 11-10 Current Examples Intel Itanium (IA-64) ISA (Implemented by Itanium, Itanium 2). Texas Instruments VelociTI (Implemented in the C6000 Digital Signal Processor). Intended for general purpose use. VLIW-Related Features Intended for signal processors, which are usually embedded in other devices and do not run general purpose code. Instructions grouped into 128-bit bundles. Each bundle includes three 41-bit instructions and five template bits. Template bits specify dependency between instructions and the type of instruction in each slot. Other Features 128 64-bit General [Purpose Integer] Registers 128 82-bit FP Registers Many additional special-purpose registers. Makes extensive use of predication. 11-9 11-9 11-10 11-10 EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11. EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11. 11-11 11-11 11-12 11-12 Cray Tera MTA implemented by the Tera Computer Company. Other Features Radical: Can hold up to 128 threads, does not have data cache. (Tera bought by Cray.) Intended for scientific computing. Ordinary: 32 64-bit registers. VLIW-Related Features Extra bits on memory words support inter-processor synchronization. Instructions grouped into 64-bit bundles. Branches can examine any subset of 4 condition code registers. Each bundle holds three instructions. Restrictions: one load/store, one ALU, and one ALU or branch. Bundle specifies number of following non-dependent bundles in a lookahead field. Serial bit for specifying intra-bundle dependencies. 11-12 11-11 11-11 11-12 EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11. EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11

11-14

ISA may forbid certain instructions in certain slots . . .

Tera-MTA: Three slots per 64-bit bundle. (Slot 0, Slot 1, Slot 2.)

 $\dots e.g.$, no load/store instruction in Slot 1.

Itanium (IA-64): Three slots per 128-bit bundle.

Slot 2: Any instruction that doesn't access memory.

Slot 0: Integer, memory or branch.

Slot 0: Load/Store

Slot 2: ALU or Branch

Slot 1: Any instruction

There are further restrictions.

Slot 1: ALU

Bundle: a.k.a. packet

The grouping of instructions and dependency information which is handled as a unit by a VLIW processor.

Slot:

Place (bit positions) within a bundle for an instruction.

A typical VLIW ISA fits three instructions into a 128-bit bundle . . .

... such a bundle is said to have three slots.

Example: Itanium (IA-64)

Bundle Size, 128 bits; holds three instructions.

Slot 2		Slot 1		Slot 0		dep.	info
127	87	86	46	45	5	4	0

11-13

EE 4720 Lecture Transparency. Formatted 11:22, 8 April 2005 from lsli11.

11-13

11-15

EE 4720 Lecture Transparency. Formatted 11:22, 8 April 2005 from lsli11.

11-14

11-15

Dependency Information in Bundles

Common feature: Specify boundary between dependent instructions.

```
add r1, r2, r3
sub r4, r5, r6
! Boundary: because of r1 instruction below might wait.
xor r7, r1, r8
```

Because dependency information is in bundle less hardware is needed to detect dependencies.

How Dependency Information Can Be Specified (Varies by ISA):

• Lookahead:

Number of bundles before the next true dependency.

Stop:

Next instruction depends on earlier instruction.

Serial Bit:

If 0, no dependencies within bundle(can safely execute in any order).

11-16

11-14

Specifying Dependencies Using Lookahead

11-16

Used in: Tera MTA.

Lookahead:

The number of consecutive following bundles not dependent on current bundle.

If lookahead 0, may be dependencies between current and next bundle.

If lookahead 1, no dependencies between current and next bundle, but may be dependencies between current and 2nd following bundle.

Setting the lookahead value:

Compiler analyzes dependencies in code, taking branches into account.

Sets lookahead based on nearest possible dependency.

11-15

11-15

EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11.

11-18

11-20

```
Bundle1: add r1, r2, r3
    add r4, r5, r6
    Lookahead = 1    ! Bundle 2 not dependent.

Bundle2: add r7, r7, r9
    add r10, r11, r12
    Lookahead = 2    ! Bundle 3 and Bundle 1 not dependent.

Bundle3: add r2, r1, r14
    bneq r20, Bundle1
    Lookahead = 0    ! Bundle 1 is dependent.

Bundle4: add r18, r8, r19
    bneq r21, Bundle1
    Lookahead = 11    ! Assuming twelfth bundle below uses r18.

Bundle5: nop
    nop

! (Next 10 bundles contain only nops)
```

EE 4720 Lecture Transparency. Formatted 11:22, 8 April 2005 from Isli11.

DLXV Assembly Notation

Example:

11-17

11-19

```
Used by: Itanium (IA-64)
```

Stop

11-18

Boundary between instructions with true dependencies and output dependencies.

Stop (and taken branches) divide instructions into groups.

Groups can span multiple bundles.

Within a group true and output register dependencies are not allowed, with minor exceptions.

Memory dependencies are allowed.

Assembler Notation (Itanium): Two consecutive semicolons: ;;.

Example:

```
L1: add r1, r2, r3

L2: add r4, r5, r6;;

L3: add r7, r1, r0;;

L4: add r8, r7, r0

L5: add r9, r4, r0

! Three groups: Group 1: L1, L2; Group 2: L3; Group 3: L4, L5
```

11-18 EE 4720 Lecture Transparency. Formatted 11:22, 8 April 2005 from Isli11.

DLX Instruction mnemoni

DLX instruction mnemonic \dots

... with instruction preceded by predicate ...

... and group of three surrounded by braces ({}) ...

 \dots starting with serial bit and lookahead.

Predicate format:

Register number possibly preceded by tilde.

Without tilde, instruction executes if register value non-zero.

With tilde, instruction executes if register value zero.

Serial Bit Mnemonic

If S then honor dependencies in bundle (serial bit = 1) if P then serial bit = 0.

11-19

11-19

11-20

11-19

11-20

11-20

11-21 11-21 11-22 VLIW Sample Problem 11-22

Lookahead Menomonic

Integer indicating lookahead value.

EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11.

Solution:

11-21

11-23

```
LOOP:
{ P 0
 1f
      f0, 0(r1)
1f
      f4, 8(r1)
      r3, r4, r5
 sub
{ P 0
multf f1, f0, f0
multf f11, f4, f4
 addf f3, f3, f0
{ P 1
    4(r1), f1
multf f12, f0, f1
multf f2, f4, f11
{ P 0
 addi r1, r1, #16
     r6, r7, r8
      r9, r10, r11
```

Based on Spring 1999 HW 4, Problem 7:

Rewrite the code below for the VLIW DLX ISA presented in class. Instructions can be rearranged and register numbers changed. In order of priority, try to minimize the number of bundles, minimize the use of the serial bit, and maximize the value of the lookahead field. When determining the lookahead assume that any register can be used following the last bundle in your code.

```
LOOP:
 1f
      f0, 0(r1)
 multf f1, f0, f0
 multf f2, f0, f1
 addf f3, f3, f0
 1f
      f4, 8(r1)
      4(r1), f1
 multf f1, f4, f4
 multf f2, f4, f1
 addi r1, r1, #16
      r3, r4, r5
     r6, r7, r8
      r9, r10, r11
```

EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11.

Sample Problems

11-22

11-24

11-21

11-23

Superscalar

1998 Final Exam, Problem 2. (Includes later material on branches.)

1998 Homework 5, Problems 1, 2. (Static scheduled superscalar.)

1998 Homework 5, Problem 3. (Includes later material on branches.)

1997 Final Exam problem 2.

VLIW

1998 Homework 5, Problem 4.

11-23

EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11.

11-23 11-24

EE 4720 Lecture Transparency, Formatted 11:22, 8 April 2005 from Isli11.

11-24

11-22

11-24