LSU EE 4720

Problem 1: Read the Microprocessor Report article on the IBM PowerPC 970 (a.k.a. the G5), used in a popular person computer. The article is available at

http://www.ece.lsu.edu/ee4720/s/mprppc.pdf. If accessing from outside the lsu.edu domain provide user name ee4720 and the password given in class. Answer the following questions: (Please read the entire article, additional questions might be asked in a future assignment.)

(a) One might infer from the second paragraph that deeper pipelines are used to inflate clock frequencies solely for marketing purposes. Why do deeper pipelines allow higher clock frequencies? Are there reasons other than marketing to do that?

(b) The article describes the PPC 970 as a 5-way superscalar processor, which is consistent with the definition used in class. How could overzealous marketing people inflate that number using features of the microarchitecture? Describe the specific feature. Why would that be overzealous?

The following two problems are nearly identical to Spring 2003 Homework 6. The main difference is in the stages that are used. It is okay to peek at the solutions for hints, for best results leave twelve hours between looking at those solutions (or solutions to similar problems) and completing this assignment.

Problem 2: Show the execution of the MIPS code fragment below for three iterations on a fourway dynamically machine using Method 3 (physical register file) with a 256-entry reorder buffer. Though the machine is four-way, assume that there can be any number of write-backs per cycle. Use Method 3 as described in the study guide at http://www.ece.lsu.edu/ee4720/guides/ds.pdf with for the following differences:

- The FP multiply functional unit is three stages (M1, M2, and M3) with an initiation interval of 1.
- Assume that the branch and branch target are always correctly predicted in IF so that when the branch is in ID the predicted target is being fetched.
- There are an unlimited number of functional units.

(a) Show the pipeline execution diagram, indicate where each instruction commits.

(b) Determine the CPI for a large number of iterations. (The method used for statically scheduled systems will work here but will be very inconvenient. There is a much easier way to determine the CPI.)

```
LOOP: # LOOP = 0x1000
ldc1 f0, 0(t1)
mul.d f2, f2, f0
bneq t1, t2 LOOP
addi t1, t1, 8
```

Problem 3: The execution of a MIPS program on a one-way dynamically scheduled system is shown below. The value written into the destination register is shown to the right of each instruction. Below the program are tables showing the contents of the ID Map, Commit Map, and Physical Register File (PRF) at each cycle. The tables show initial values (before the first instruction is fetched), in the PRF table the right square bracket "]" indicates that the register is free. (Otherwise the right square bracket shows when the register is freed.)

(a) Show where each instruction commits.

(b) Complete the ID and Commit Map tables.

(c) Complete the PRF table. Show the values and use a "[" to indicate when a register is removed from the free list and a "]" to indicate when it is put back in the free list. Be sure to place these in the correct cycle.

Cycle 4 5 6 7 8 9 10 11 12 13 14 15 16 (Result) 0 1 2 3 IF ID Q L1 L2 L2 WB lw r1, 0(r2) (0x100)IF ID Q ori r1, r1, 6 EX WB (0x106)subi r2, r1, 2 IF ID Q EX WB (0x104)xor r1, r3, r3 IF ID Q EX WB (0) addi r2, r1, 0x700 IF ID Q EX WB (0x700) subi r1, r2, 4 IF ID Q EX WB (0x6fc) # Cycle 0 1 2 3 4 5 6789 10 11 12 13 14 15 16 ID Map r1 96 r2 92 1 2 6 7 8 9 10 11 12 13 14 15 16 # Cycle 3 4 5 0 Commit Map r1 96 r2 92 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 # Cycle 0 1 Physical Register File 99 112] 98 583] 97 174] 309 96 95 606] 94 058] 93 285] 92 1234 91 518] 207] 90 # Cycle 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16