When / Where

Thursday, 12 December 2002, 10:00-12:00 CST (Here).

Conditions

Closed Book, Closed Notes

Bring one 215 280 mm note sheet.

No communication devices.

Format

Two or three or maybe four problems.

One set of short answers.

Resources

Solved tests and homework: http://www.ece.lsu.edu/ee4720/prev.html

fr-2

Study Recommendations

Study homework assigned this semester.

<u>Solve</u> old problems.

Memorizing solutions is not the same as solving.

Following and understanding solutions is not the same as solving.

Use the solutions for brief hints and to check your own solutions.

Emphasis

Implementation Diagrams and Pipeline Execution Diagrams

They are a *team*, so study them together.

Instruction Use

Should be able to easily write MIPS programs.

Should be able to use other instructions in examples.

For example, SPARC, DLX, etc.

Not required to memorize instruction names, except for common MIPS instructions.

Cache Diagram, Address Bits, and Program

Determine cache structure from diagram. (Line size, etc.)

Determine hit ratio from program.

Write program to fill cache, maximize misses, etc.

Introductory Material

ISA v. Implementation.

Technological Factors: Transistor speed and quantity, memory speed and size.

Different factors influencing ISA and implementation.

Design principles: Amdahl's law, locality.

CPU Performance Equation

Benchmark types.

SPEC benchmarks.

Compiling and Optimization

Instruction Set Design

Data Types: What to include, what to leave out.

Basic integer and floating point

Packed types: BCD, integer, saturating integer.

Size choices.

Memory and Register Organization: Why ≈ 32 registers?

Stack and accumulator architectures.

Memory/Memory, Register/Memory.

Addressing Modes: What they do, which ones to include.

Register, Immediate, Direct, Register Deferred (Register Indirect), Displacement, Indexed, Memory Indirect, Autoincrement, Autodecrement, Scaled.

fr-5

Control Transfer Instructions: Types, when to use.

Branch, Jump, Jump & Link, Call, Return

Format of displacements in instruction.

Specification of condition: condition code registers, integer registers, loop counter.

Delayed and predicated instructions; prediction hints.

Instruction Coding.

Fixed-length, variable-length, and bundled instructions.

Splitting of opcode field (as in MIPS type-R instructions).

ISA Classifications: RISC, CISC, VLIW, Stack, Accumulator

Synthetic Instructions

MIPS and DLX

Classification: RISC

Goals: ISA should allow simple, high-speed implementation.

Instruction types.

Know how to read and write MIPS and DLX programs.

HP Chapter-3 (Statically Scheduled) MIPS Implementations

Unpipelined Implementation

Pipelined Implementations

Basic (3-cycle branch penalty).

Zero-cycle branch penalty.

Bypassed.

fr-7

Hazard Definitions

For a Given Pipelined ImplementationShow pipeline execution diagrams.Show register contents at any cycle.Determine control hardware.Determine CPI.

Interrupts and Exceptions and Traps

Difference between interrupt, exception, trap.

Causes of exceptions, role of handler.

Privileged Mode.

Pipeline activity leading to execution of handler.

Vectored traps (using trap table).

Precise exceptions, achieving with floating-point operations.

Long Latency Operations

Types of operations. (Floating point and maybe load.)

Degree of pipelining: Initiation interval, latency.

Detecting functional unit structural hazards.

Detecting WB structural hazards: reservation register.

Detecting and handling RAW hazards: ID-stage v. pre-WB stall.

Handling WAW hazards.

Dynamic Scheduling

Register Renaming

How renaming allows out-of-order execution.

Where registers get renamed.

Role of register maps.

Reorder Buffer

Normal Use

Issue: placement of instructions in reorder buffer.

Completion: updating reorder buffer entry

Commitment (retirement): removal from reorder buffer entry.

Recovery

Goal: Undo execution starting at some instruction.

Reasons: exception, branch misprediction.

Steps when register map backed up.

Steps when register map not backed up.

Load/Store Unit

Store/load ordering rules.

Load/store bypassing.

Multiple Issue

Superscalar

Duplication of Resources.

For n instructions / cylce: Fetch, decode, rename, writeback, commit.

For < n instructions: load/store, floating-point units.

Added Complexity

Instruction fetch inefficiency.

Rules for fetching a new group.

VLIW

Difference with superscalar: instruction bundling.

Dependence information in bundles.

Branch Prediction

One-level branch prediction.

Two-level (local,gshare, gselect) branch-prediction.

Branch target prediction.

Return address stack.

Predictability of indirect control transfers.

fr-14

Memory

General

Definitions: bus width (w), address space size (a), character size (c).

Connection of memory devices.

Caches

Set Associative Caches

Definitions: block (line), index, tag, alignment, associativity

Connection of tag and data memory.

Special Cases: Direct mapped, Fully associative.

Write Mechanisms

Write allocate or write around.

Write back or write through.

Victim (Block to replace) Selection

Least-Recently Used (LRU), Random (arbitrary).

Virtual Memory

Definitions: virtual address, physical address, page, virtual page number, physical page number.