08-1 Interrupts and Exceptions 08-1 08-2 08-2 Interrupts Notes Interrupt: Event that interrupts normal program flow. Material in this set from Section 3.6. Operating system "takes over" computer ... The book uses "exception" as a general term for all interrupts attends to whatever caused the interrupt in these notes interrupt is used as the general term and (most of the time) resumes interrupted program. ... and a narrower definition is used for exception. The definitions of trap, interrupt, and exception given here . . . Interrupt Terminology ... are not explicitly provided in the text ... Handler: ... but are widely used. The OS program that "takes over" in response to interrupt. Privileged Mode: A state in which the CPU controller and memory system do not restrict instructions that can be executed or memory that can be accessed. Processor switches into privileged mode in response to interrupt and out of privileged mode when resuming the program. 08-1 08-1 08-2 08-2 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08. EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from Isli08. 08-3 Three Types of Interrupts. 08-3 08-4 08-4 Traps • Trap: Trap: Sort of a subroutine call to OS. (1) An instruction intended for user programs that transfers control to the operating system (privileged code). • Exception: (2) The execution of such an instruction. Something went wrong, triggered by an executing instruction. Sort of a subroutine call to OS. Exception has both a general and this specific meaning. Trap causes branch to OS code and a switch to privileged mode. • Hardware Interrupt: Privileged Mode: Something outside the CPU is trying to get the computer's attention. A processor mode in which there are fewer restrictions on instruction execution. Interrupt has both a general and this specific meaning. Some instructions can only be executed in privileged mode. When in privileged mode a trap handler is executed to service request. Trap Handler: A program, running in privileged mode that responds to a trap. Traps typically used for I/O, memory allocation, etc. 08-3 08-3 08-4 08-4 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from Isli08.

08-5

Example, SPARC V8 trap instruction:

```
ta \langle rs1 \rangle, \langle imm \rangle.
```

ISA has a trap base register (TBR) that is used to construct the trap address.

Trap address is in *trap table*, each entry holds first four instructions of trap handler.

Trap Address Construction:

OS initializes TBR with upper 20 bits of trap table base.

When, say, ta r1,3 executed, bits 4-10 set to low seven bits of r1+3.

Low four bits of TBR always zero.

08-5 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from Isli08.

08-5

08-7

EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from Isli08.

Example: Using trap for read on Solaris (Sun OS)

08-6

08-6

read(2)

08-7

Some SPARC Trap Codes

```
/* Copyright (c) 1989 by Sun Microsystems, Inc. */
/* Software traps (ticc instructions). */
/* In sys/trap.h */
#define ST_OSYSCALL 0x00
#define ST_BREAKPOINT 0x01
#define ST_SYSCALL 0x08
#define ST_GETCC 0x20 // Move condition code to reg.
#define ST SETCC 0x21 // Move condition code from reg.
/* In sys/syscall.h */
#define SYS_syscall 0
#define SYS_exit 1
#define SYS fork 2
#define SYS read 3
#define SYS_write 4
#define SYS_open 5
#define SYS_close 6
mov SYS_read, %g1 ! Argument for trap.
ta %g0, ST_SYSCALL ! Call trap.
```

EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08

08-8

08-6

08-6

System Calls

read, readv, pread - read from file

the buffer pointed to by buf.

! Parameters placed in %00, %01, %02.
! %00: File descriptor (fildes)

! %o2: Number of bytes to read. (nbyte)

mov SYS_read, %g1 ! Argument for trap.

ta %g0, ST_SYSCALL ! Call trap.

ssize_t read(int fildes, void *buf, size_t nbyte);

The read() function attempts to read nbyte bytes from the

file associated with the open file descriptor, fildes, into

! %o1: Buffer pointer (buf, address where read data copied to).

#include <unistd.h>

NAME

SYNOPSIS

DESCRIPTION

! Read System Call.

Exceptions

08-8

Exception:

An interruption in normal execution triggered by an instruction that could not complete execution

An exception occurs when an instruction cannot fully execute.

Faulting Instruction:

Instruction that caused an exception.

08-7

08-7

08-8

4790 Leature Transparency Formatted 12-24 10 Edward 2001 from Islini

08-8

08-9 08-9 08-10 08-10 Exception Example Some Exception Causes Exception in MEM stage of lw. • Access to unallocated memory, a segmentation fault. Example: • Access to memory that's paged out (on disk), a page fault. add r1, r2, r3 ! Compute address. lw r6, 0(r1) ! Load data. (May encounter page fault.) • Division by zero. ! Use loaded data. sub r5, r6, r7 In response to an exception . . . Here, 1w may generate a page-fault exception. ... OS either fixes problem and re-tries instruction ... If so, page fault handler starts after add finishes. ... or terminates program. Exceptions frequently occur in the middle of an instruction ... When handler returns, execution resumes with lw (its second try). ... which has to be re-started when the program resumes. 08-9 08-9 08-10 08-10 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08. EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from Isli08. 08-11 08-11 08-12 Hardware Interrupt Example 08-12 Interrupt Example: Caused by an external event . . . add r1, r2, r3 IF ID EX MEM WB ... which typically needs routine attention. sub r4, r5, r6 IF ID EX MEM WB xor r7, r8, r9 IF ID EX MEM WB For example, • Disk drive has data that was requested 20 ms ago. As execution reaches code above, achoooo (user sneezes) moving mouse, triggering an interrupt. • User pressed a key on the keyboard. Based on time of sneeze, hardware completes add and sub ... • User sneezed, causing mouse to move. ... but squashes **xor** (for now). • Timer (used by the OS as an alarm clock) expired. The handler starts \dots ... the screen pointer (the little arrow) is moved ... \dots the handler finishes \dots ... and execution resumes with xor.

08-11

08-12

EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from Isli08.

08-12

08-11

EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08

08-13 08-13 08-14 08-14 Interrupt Mechanisms: Goals and Difficulties Actions Initiated by HW Interrupt & Exceptions — Simple Case Goals Hardware executes up to and including last instruction and squashes all following instructions. Exceptions: Handle in program order. (Not trivial.) • Type and timing of interrupt determine a last instruction. All Interrupts: Ability to resume execution as though nothing happened. • The last and all preceding instructions allowed to complete ... Precise Exception: Last instruction must immediately precede faulting instruction. ... instructions following last are squashed (nullified). • A trap instruction or its address is inserted in pipe by hardware . . . Difficulties ... which jumps to handler (OS code) and switches to privileged mode. Interrupt mechanisms are hard to design ... • Handler attends to interrupt. ... because it's hard to stop a pipeline in the middle of something and have it resume again later ... • If appropriate, state is restored and program resumes with the instruction following last. ... as if nothing happened. 08-13 08-13 08-14 08-14 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08. EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08. 08-15 08-15 08-16 08-16 The Last Instruction Choice of Last Instruction The last and all preceding instructions must execute completely ... Choice depends on type of interrupt. ... while instructions following the last must have no effect at all ... • For traps, the trap instruction itself is last. ... even though they may have already started when the interrupt occurred. No problem. These squashed instructions will be executed after the handler completes. • For hardware interrupts, a convenient last instruction can be chosen. No problem again. • Precise exception, the instruction preceding faulting instruction. Problem: exception can occur in any of several stages. Problem: more than one instruction can raise exception. Problem: an instruction can raise exception before its predecessor. Problem: despite problems, some exceptions must be precise. 08-15 08-15 08-16 08-16 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08 EE 4720 Lecture Transparency Formatted 13:34, 19 February 2001 from Isli08

08-17 08-17 08-18 08-18 Squashing Instructions Squashing Instructions in DLX When an interrupt occurs instructions may be squashed. In the DLX implementation it's easy to squash integer instructions because they only change state in the last two stages (MEM & WB). When the handler finishes and the program resumes ... it must be as though the squashed instructions never even started. To squash an instruction in the IF, ID, or EX stages ... \dots the opcode is replaced with a NOP \dots ... or any control bits that initiate a memory or register write they cannot write registers are set to perform no action. ... they cannot write memory or set any kind of condition codes ... An instruction in WB cannot easily be squashed unless because the following instruction, in MEM, the state change can be un-done. ... would already be changing state. Fortunately, there's never a need to squash an instruction in WB although an already-squashed instruction can enter WB. An instruction in MEM cannot be squashed unless the memory operation fails which, luckily, is the only reason to squash the instruction. 08-17 08-17 08-18 08-18 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08. EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from Isli08. 08-19 08-19 08-20 08-20 Implementing Exceptions in DLX When exception occurs: Each stage has its own hardware to detect exceptions. • Exception register (of faulting instruction) written. IF: Page fault etc on instruction fetch, detected by mem port. • NOPs written to IRs for following (to the left) instructions. ID: Illegal opcode, detected by decode logic. • Instruction fetch stops. EX: Arithmetic exception, detected by ALU. • Following instructions proceed normally. MEM: Page fault on load/store, detected by memory port. In writeback stage: Exception register checked (every cycle). Pipeline latches have exception registers. If exception register non-null . . . Normally set to null. ... exception info, PC, and other information copied somewhere ... If exception occurs, written with exception info. ... and trap instruction placed in IF stage of pipeline. Note • Exceptions handled in program order because exception register tested in WB. 08-19 08-19 08-20 08-20 EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08 EE 4720 Lecture Transparency, Formatted, 13:34, 19 February 2001 from Isli08

08-21

08-22

Actions Initiated by Interrupts & Exceptions — Complex Case

Hardware executes some instructions up to and including last ...

- ... and squashes all following instructions ...
- ... handler must arrange things so execution can resume where it left off.
- Type and timing of interrupt determine a *last* instruction.
- Last and preceding instructions may or may not complete.
- A trap instruction is inserted in pipe by hardware ...
- ... which jumps to handler (OS code) and switches to privileged mode.
- Handler attends to interrupt.
- If program is to resume ...
- ... handler may have to ...
- ... determine which instructions finished ...
- ... and which were in progress.
- ullet The handler would have to restore state so that ...

... an interrupted instruction can resume in the middle.

Precise exceptions are necessary for some instructions ...

... and expensive for others.

Precise Exceptions

They are necessary for instructions . . .

... such as memory loads and stores.

For other instructions they are a convenience ...

- \dots for example FP instructions \dots
- ... that can write error values instead of numbers ...
- ... if they don't complete.

In many systems precise exceptions are optional for floating point . . .

... but always provided for other instructions.

08-21

EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from lsli08.

08-22

08-21

08-21

EE 4720 Lecture Transparency. Formatted 13:34, 19 February 2001 from Isli08.

08-22