

06-5	Pipeline Execution Diagram	06-5	06-6	Instruction Decoding and Pipeline Control	06-6
Pipeline Execution Diagram			Pipeline Control		
Used to show how instructions execute.			Setting control inputs to devices including		
Along horizontal axis show time, vertical axis static instructions.			multiplexor inputs		
Label points with segment that instruction is in.			function for ALU		
			operation for memory		
Cycle 0 1 2 3 4 5 6 add r1, r2, r3 IF ID EX MEM WB			whether to clock each register		
and r4, r	add r1, r2, r3		et cetera.		
			Options for controlling pipeline:		
			Magic Cloud		
	A vertical slice $(e.g., at cycle 3)$ shows processor activity at that time.		Decode in ID  Determine actions in ID  Determine action in ID  Determine actions in ID  Det		
	ice a segment should appear at most once		Determine settings in ID, pass settings along in pipeline latches.  • Decode in Each Stage		
	ears more than once execution not correct		Pass opcode portions of instruction along.		
since a	a segment can only execute one instruction at a time.		Decodir	ng performed as needed.	
06-5	EE 4720 Lecture Transparency. Formatted 10:36, 12 February 1999 from lsli06.	06-5	06-6	EE 4720 Lecture Transparency. Formatted 10:36, 12 February 1999 from lsli06.	06-6
06-7		06-7	06-8	Pipeline Hazards	06-8
	as decode in ID.	06-7		Pipeline Hazards is a potential execution problem due to the hardware.	06-8
Real syster	ns decode in ID. diagrams misleadingly imply decoding in stage needed	06-7	A hazard	is a potential execution problem due to the hardware.	06-8
Real syster For clarity,		06-7	A hazard Hazards a	is a potential execution problem due to the hardware. re caused by overlapping of instructions.	06-8
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a	is a potential execution problem due to the hardware. re caused by overlapping of instructions. re avoided using interlocks or other means.	06-8
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazards a Hazard Ty • Structu	is a potential execution problem due to the hardware. re caused by overlapping of instructions. re avoided using interlocks or other means.	8-40
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazards a Hazard Ty • Structu Needed • Data H	is a potential execution problem due to the hardware.  re caused by overlapping of instructions.  re avoided using interlocks or other means.  ypes:  ral Hazard  resource not available.	06-8
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazards a Hazard Ty • Structu Needed • Data H	is a potential execution problem due to the hardware.  re caused by overlapping of instructions.  re avoided using interlocks or other means.  ypes:  ral Hazard  resource not available.  fazard  value (written by previous instruction) not available.	8-40
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazard Ty • Structu Needed • Data H Needed • Control	is a potential execution problem due to the hardware.  re caused by overlapping of instructions.  re avoided using interlocks or other means.  ypes:  ral Hazard  resource not available.  fazard  value (written by previous instruction) not available.	06-8
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazard Ty • Structu Needed • Data H Needed • Control	is a potential execution problem due to the hardware.  re caused by overlapping of instructions.  re avoided using interlocks or other means.  sypes:  ral Hazard  resource not available.  azard  value (written by previous instruction) not available.	06-8
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazard Ty • Structu Needed • Data H Needed • Control	is a potential execution problem due to the hardware.  re caused by overlapping of instructions.  re avoided using interlocks or other means.  sypes:  ral Hazard  resource not available.  azard  value (written by previous instruction) not available.	06-8
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazard Ty • Structu Needed • Data H Needed • Control	is a potential execution problem due to the hardware.  re caused by overlapping of instructions.  re avoided using interlocks or other means.  sypes:  ral Hazard  resource not available.  azard  value (written by previous instruction) not available.	06-8
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazard Ty • Structu Needed • Data H Needed • Control	is a potential execution problem due to the hardware.  re caused by overlapping of instructions.  re avoided using interlocks or other means.  sypes:  ral Hazard  resource not available.  azard  value (written by previous instruction) not available.	06-8
Real syster For clarity,	diagrams misleadingly imply decoding in stage needed $\dots$	06-7	A hazard Hazards a Hazard Ty • Structu Needed • Data H Needed • Control	is a potential execution problem due to the hardware.  re caused by overlapping of instructions.  re avoided using interlocks or other means.  sypes:  ral Hazard  resource not available.  azard  value (written by previous instruction) not available.	06-8

06-9	Data Hazards	06-9	06-10	Interlocks	06-10
Identified by	Identified by acronym indicating correct operation.		When threatened by a hazards:		
• RAW: Re	• RAW: Read after write.		• Stall (Pause a part of the pipeline.)		
• WAR: Write after read.			Stalling avoids overlap that would cause error.		
• WAW: Write after write.  DLX implementation above only subject to RAW hazards.			This does slow things down.  • Add hardware to avoid the hazards.  Details of hardware depend on hazard and pipeline.		
RAR not a hazard since read order irrelevant (without an intervening write).			Several will be covered.		
06-9	EE 4720 Lecture Transparency. Formatted 10-36, 12 February 1999 from lsli06.	06-9	06-10	EE 4720 Lecture Transparency. Formatted 10:36, 12 February 1999 from Isli06.	06-10
06-11	Structural Hazards	06-11	06-12	Data Hazards	06-12
Cause: two	Cause: two instructions simultaneously need one resource.		Chapter-3 D	LX Subject to RAW Hazards.	
Solutions:			Execution of	f code with two hazards, on r1 and r4.	
Stall.	Stall.		Hazard avoid	ded by stalling.	
Duplicate res	ource.  more detail with floating-point instructions.		add r1, r2 sub r4, r1 and r6, r1 xor r9, r4	, r8	
06-11	EE 4720 Lecture Transparency. Formatted 10:36, 12 February 1999 from Isli06.	06-11	06-12	EE 4720 Lecture Transparency. Formatted 10:36, 12 February 1999 from Isli06.	06-12