05-3	05-3	05-1	05-1
The Useful Features		DLX ISA	
Lots of general purpose registers.		Coverage	
Integer and floating-point operands.		Textbook Section 2.8	
Basic arithmetic and logical operations.		т.	
Basic addressing modes: register, immediate, displacement.		Topics	
Adequate immediate and displacement sizes.		DLX Goals	
Etc.		DLX Instruction Highlights DLX Instruction Coding	
Simple, High-Speed Implementation		Synthetic Instructions (NIB)	
Load-Store Architecture: ALU instructions do not access memory.			
Simple Coding: uniform instruction sizes, few instruction types.			
Work Balance: Instructions do about the same amount of work.			
Separate integer and FP register files.			
05-3 EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from Isli05.	05-3	05-1 EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from Isli05.	05-1
05-4	05-4	05-2	05-2
05-4 Simple Coding Advantages	05-4	05-2 DLX Goals	05-2
	05-4		05-2
Simple Coding Advantages	05-4	DLX Goals	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete.	05-4	DLX Goals A typical RISC processor.	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware. Integer operations are balanced.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features Covered in Chapters 1, 2.	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features Covered in Chapters 1, 2. Determined by analyzing existing ISAs.	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware. Integer operations are balanced.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features Covered in Chapters 1, 2. Determined by analyzing existing ISAs. Some usefulness illustrated with graphs (e.g., immediate sizes).	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware. Integer operations are balanced.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features Covered in Chapters 1, 2. Determined by analyzing existing ISAs.	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware. Integer operations are balanced.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features Covered in Chapters 1, 2. Determined by analyzing existing ISAs. Some usefulness illustrated with graphs (e.g., immediate sizes).	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware. Integer operations are balanced.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features Covered in Chapters 1, 2. Determined by analyzing existing ISAs. Some usefulness illustrated with graphs (e.g., immediate sizes).	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware. Integer operations are balanced.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features Covered in Chapters 1, 2. Determined by analyzing existing ISAs. Some usefulness illustrated with graphs (e.g., immediate sizes).	05-2
Simple Coding Advantages Simpler and faster decoding logic. Execution can start before decoding complete. Work Balance Advantages Efficient use of CPU hardware. Integer operations are balanced.	05-4	DLX Goals A typical RISC processor. Incorporate features with demonstrated usefulness. Enable simple, high-speed, implementation Demonstration of Usefulness of Features Covered in Chapters 1, 2. Determined by analyzing existing ISAs. Some usefulness illustrated with graphs (e.g., immediate sizes).	05-2

05-7 05-7 05-5 05-5 LHI Examples Separate Register File Advantages Used to load constants. Double the number of registers with only 1 bit per instruction (in opcode). Needed because immediate size limited to 16 bits. (Otherwise, 1 extra bit per operand would be needed.) Example, set r1 = 0x12345678Splits register reads and writes between two register files. LHI r1, 0x1234 ! r1 = 0x12340000With one large set of registers if n instructions start at once, need to access 2n registers ... ORI r1, r1, #0x5678 ! r1 = r1 | 0x5678... all stored in one file (memory device) — expensive and slow. With separate integer and FP register files each file would only have to provide n registers (assuming equal number of integer and FP instructions). Note: Currently, n varies from 2 to 4. Details on these implementation factors covered later. 05-7 05-5 05-5 05-7 EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from lsli05. EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from lsli05 05-8 05-8 05-6 05-6 Fun With r0, and other tricks. DLX Instruction Highlights Set a register to zero: For detailed instruction descriptions, see text. ADD r1, r0, r0 ! r1 = 0Instruction Highlights ADDI r1, r0, #0 Single, but flexible, memory addressing mode: Displacement. SUB r1, r1, r1 Special load high (LHI) instruction for (part of) 32-bit constants. XOR r1, r1, r1 Dummy, but very handy, register r0. (Value always 0.) Move one register to another: ADD r2, r1, r0 ! r2 = r1Displacement Addressing Flexibility AND r2, r1, r1 Classic Displacement Addressing ADDI r2, r1, #0 LW r1, 4(r2) ! r1 = MEM[r2 + 4]Bitwise Negation Register Indirect (Use zero displacement.) XORI r2, r1, #-1 ! r2 = r1 ! r1 = MEM[r2] LW r1, 0(r2) Absolute (Use r0, limited because of immediate size.) LW r1, 1234(r0) ! r1 = MEM[1234] 05-8 05-6 05-8 05-6 EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from lsli05 EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from lsli05.

05-11 05-11 05-9 05-9 Type I: DLX Instruction Coding Fields: Opcode 6, rs1 5, rd 5, immediate 16. All instructions have 6-bit opcode. Used for loads, stores, some CTIs, and ALU immediate instructions. Three types. Examples Type R: Three registers, plus extra opcode field. ADDI r1, r2, #3 ! r1 = r2 + 3Type I: Two registers, plus 16-bit immediate field. LW r2, 10(r3) ! r2 = MEM[r3+10] Type J: One 26-bit immediate field. BEQZ r1, 20 ! if(r1 == 0) goto PC + 4 + 20 (rd unused). JR r1 ! goto r1 JALR r1 ! r31 = pc + 4; goto r1 05-11 05-11 05-9 05-9 EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from Isli05. EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from lsli05. 05-12 05-12 05-10 05-10 Type J: Type R Fields: Opcode 6, offset 26 Fields: Opcode 6, rs1 5, rs2 5, rd 5, func 11. Used for jump and jump & link. Used for arithmetic, logical instructions, and moves. Examples: Sometimes just two registers used, but func field needed for operation. J 0x1234 ! goto PC + 4 + 0x1234Note that "func" field provides additional coding space. JAL 0x1234 ! r31 = PC + 4; goto PC + 4 + 0x1234Examples ADD r1, r2, r3 ADDF f1, f2, f3 MOVI2S f1, r1 ! (rs2 unused) 05-12 05-12 05-10 05-10 EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from lsli05

05-13 05-13

Synthetic Instructions and DLX (NIB)

Misleading (in a nice way) assembly language mnemonics.

Implies a "new" opcode, but really uses an existing one.

Meant for programmer convenience.

Example, set register to zero:

CLR r1 ! Synthetic instruction

ADD r1, r0, r0 ! True instruction (DLX)

Assembler generates a "ADD r1, r0, r0" when it finds a CLR r1 mnemonic.

Sometimes several true instructions for each synthetic instruction.

05-13

EE 4720 Lecture Transparency. Formatted 12:19, 13 February 1998 from lsli05.

05-13

05-14 05-14

Sample Synthetic Instructions (NIB)

No Operation:

NOP ! Synthetic

ADD r0, r0, r0 ! DLX

BNEZ rO, O ! DLX

Register move:

MOVI2I r1, r2 ! Synthetic

ADD r1, r2, r0 ! DLX

Bitwise invert:

NOT r1, r2 ! Synthetic

XORI r1, r2, #-1 ! DLX

05-14

05-14