03-1	03-1	03-2	03-2
Instruction Set (ISA) Design and Addressing Modes		ISA Design Overview	
To be covered:		ISA Design Choices (In reverse order.)	
• ISA Design Overview (2.1)		• Instruction Operations (ADD, SUB, etc.)	
• Architecturally visible storage.		• Instruction Forms and Coding (number of operands, etc.)	
• ISA classification based on register organization. (2.2)		• Specifying Operands (we'll get into that)	
• Addressing modes. (2.3)		Instruction Operations	
• Impact on ISA.		Arithmetic and Logical Instructions	
		You know, ADD, MUL, XOR.	
		• Control Transfer Collective term for branches, jumps, and subroutine calls.	
		 Data Movement (Load/Store, Register Movement) Includes, register ↔ register, register ↔ memory, memory. 	ory \leftrightarrow
		• Process Management (Operating System, etc.) For use by OS to control interaction of programs.	
D3-1 EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from bil03.	03-1	03-2 EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from Isli63.	03-2
13-3	03-3	03-4	03-4
Specifying Operands: Architecturally Visible Storage		Registers and Memory	
Consider: ADD $\langle sum \rangle = \langle op1 \rangle + \langle op2 \rangle$		Registers (Internal Storage)	
Operands $\langle \mathbf{op1}\rangle$ and $\langle \mathbf{op2}\rangle$ can refer to:		Store what is actively being worked on. $E = N(z)$	
• A Constant		<i>E.g.</i> Math expression parts, array indices.	
• Something Written Earlier		Implemented using highest speed memory. Given short names.	
Since "Something Written Earlier" is part of instruction		<i>E.g.</i> r1, g1, AL.	
the ISA must define names for that storage.		Small number of registers provided.	
Since storage defined by ISA it's called architecturally visible storage $% \mathcal{A}$	e.	E.g. 32, 64.	
Common types of architecturally visible storage:		Goal: fastest access.	
• Registers		Memory	
Sometimes there are multiple sets.		Stores code and data.	
• Memory Sometimes there are multiple address spaces.		Simple to programmer despite complex implementation. Large number of locations, $2^{32} = 4294967296$ and	
Other types are less common.		Large number of locations, $2^{-6} = 429496(296)$ and $2^{64} = 18446744073709551616$ are common.	
What ISA Defines for Architecturally Visible Storage		Named using integers called <i>addresses</i> and some address space identifier.	
• Names. For registers, <i>r1</i> , <i>f30</i> , <i>g6</i> . For memory, 53023.		Goal: large size.	
• Result of writing and reading storage. Not obvious with multiple readers and writers.			
	11		

	1		
03-5	03-5	03-6	03-6
Specifying Operands: ISA Classification		ISA Classification	
Consider: ADD $\langle sum \rangle = \langle op1 \rangle + \langle op2 \rangle$		Classified by allowed register and memory operands.	
What $\langle \mathbf{op1} \rangle$ and $\langle \mathbf{op2} \rangle$ usually refer to:		Listed below by distinguishing features	
• Register contents.		and <i>intended</i> (contemporary) benefits.	
• Memory contents.		Next slide: current relevance.	
• Part of instruction.		Load/Store, General-Purpose Registers (GPR)	
• A constant.		ALU instructions refer only to registers. (Not memory.)	
ISAs classified on allowable register and memory operands.		Memory \leftrightarrow register movement uses <i>Load</i> and <i>Store</i> instructions.	
iono encontre on anovable register and memory operands.		Number of special-purpose registers minimized.	
		\Rightarrow Keep memory and ALU operations separate.	
		\Rightarrow Avoid special-purpose instructions.	
		Memory/Memory, General-Purpose Registers	
		Both load/store instructions and ALU instructions	
		can refer to both registers and memory.	
		Few special-purpose registers.	
		$\Rightarrow \text{Use registers only when needed.}$	
03-5 EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from Isli03.	03-5	03-6 EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from Isli03.	03-6
03-7	03-7	03-8	03-8
Accumulator		Tradeoffs of ISA Types	
Typical ALU instruction uses a special accumulator register		Load/Store, General-Purpose Registers (GPR)	
and a general purpose register.		Used in most ISAs developed in past decade.	
Only the general purpose register need be specified. \Rightarrow Keep instructions small.		+ Programmer- and compiler-friendly. (Since most registers can be used for any purpose.)	
⇒Reep instructions sman. Stack		+ Allow single-size instruction coding. (Since multiple memory addresses not needed in ALU instr.)	
Instructions to push and pop data from stack.		Memory/Memory, General-Purpose Registers	
ALU instructions refer to stack.		+ Lots of addressing options for programmers.	
No registers in usual sense.		 Lots of addressing options forces slower implementation. 	
\Rightarrow Natural way to evaluate expressions.		Accumulator	
· ·		 Extra instructions needed to move data. 	
		Stack	
		+ Programs small.	
		– Implementations slow.	
		 Hard to code certain expressions. 	

03-7

03-8

EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from lsli03.

03-8

03-7

EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from lsli03.

03-9	03-9	03-10 03-10
		Memory Indirect
Common Addressing Modes		Address of data's address is in register.
Addressing modes used by many ISAs.		Load R1,@(R3) ! R1 = MEM[MEM[R3]].
Register		Autoincrement
Data in register.		Perform register indirect access, then add constant to register.
Move R4, R3 ! R4 = R3 (This is a comment.)		Load R1,(R2)+ ! R1 = MEM[R2]; R2 = R2 + 1
Immediate		Autodecrement
Data in instruction.		Subtract constant from register then perform register indirect access.
Move R4, #3 ! R4 = 3		Load R1,-(R2) R2 = R2 - 1; R1 = MEM[R2];
Register Deferred or Register Indirect		Scaled
Data address in register.		Data address is constant $1 + reg 1 + reg 2 * constant 2.$
Load R4, (R1) ! R4 = MEM[R1]		Load R1,100(R2)[R3] ! R1 = MEM[100 + R2 + R3 \times d]
Displacement		There's no limit to how many addressing modes one could think of.
Data address is register plus constant.		
Load R4, 100(R1) ! R4 = MEM[R1 + 100]		
Indexed		
Data address is sum of two registers.		
Load R4, $(R1+R2)$! R4 = MEM[R1 + R2]		
Direct		
Data address is a constant.		
Load R1, (1024) ! R1 = MEM[1024]		
03-9 EE 4720 Lecture Transparency. Formatted 19-35, 11 March 1998 from isli03.	03-9	03-10 EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from isli03. 03-10
03-11	03-11	03-12 03-12
Memory Addressing Choices in ISA Design		Usage of Addressing Modes
		Usage of Addressing Modes
Which addressing modes?		Do we really need all those addressing modes?
Which addressing modes? Affects cost and may limit future performance.		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code.
0		Do we really need all those addressing modes?
Affects cost and may limit future performance.		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier.
Affects cost and may limit future performance. Which instructions get which addressing modes?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect TeX [1% 6%
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance.		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect TeX grice 1% 6% 1% 6% 0%
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect TeX gcc gcc gcc 16% Scaled spice gcc 16%
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size.		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect TeX Scaled TeX Register deferred spice 24%
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect TeX gcc File Register deferred gcc Tex Spice Gc Register deferred Tex Spice
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect TeX Scaled TeX Register deferred Spice gcc 11% 16% 24%
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier.
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect TeX gcc TeX Register deferred gcc Immediate gcc TeX Immediate gcc TeX Immediate TeX
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect grice
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier.
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. Memory indirect TeX spice gcc Register deferred spice gcc Displacement Spice gcc 0% 10% 20% 30% 40% 50% 60%
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier.
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier. $\int \frac{1}{10} \int $
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier.
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?		Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier.
Affects cost and may limit future performance. Which instructions get which addressing modes? Affects cost and may limit future performance. Maximum displacement size? Limited by instruction size. Maximum immediate size?	03-11	Do we really need all those addressing modes? Memory Addressing Usage in VAX Code. VAX uses all of addressing modes described earlier.



Displacement Sizes

What should the maximum displacement size be?

Too large: difficult to code instruction.

Too small: won't be very useful.

Displacement Size in SPEC int92 and SPECfp92 Programs on MIPS.





FIGURE 2.7 Displacement values are widely distributed.

Wide range of displacements used.



Immediate Sizes

FIGURE 2.9 The distribution of immediate values is shown.

Smaller values used more frequently.

03-13	EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from isli03.	03-13	03-14	EE 4720 Lecture Transparency. Formatted 19-35, 11 March 1998 from Isli03.	03-14
Oper Th Tv Fa Addr Ze Or Fa	nal Storage Variations ands per Instruction ree typically used. to sometimes used. etors: Instruction coding (bits to specify operands). ressess per ALU Instruction ro typically used (load/store). re, two, even three sometimes. etors Instruction coding. (Addresses take up lots of space.) Benefit over multiple instructions.	03-15		Memory Addressing ddress Interpretation Sequence of memory locations (usually bytes) starting at address. Size of sequence depends upon instruction. E.g., LW, load word instruction might read four bytes. E.g., LB, load byte instruction might read one byte. lignment Addresses subject to alignment restrictions when used in certain instructions. E.g., a word-aligned address must be divisible by 4 (usual word size).	03-16

03-15

03-	1	7
-----	---	---

 Older ISA, variable instruction size. Provides many addressing modes usable by many instructions. Instructions use 32-bit immediate. + (ISA) Compact code. - (Imp) Future implementations limited. So limited that DEC developed a new ISA, Alpha. - (Imp) Expensive-to-implement modes go unused.
 Instructions use 32-bit immediate. + (ISA) Compact code. - (Imp) Future implementations limited. So limited that DEC developed a new ISA, Alpha.
 + (ISA) Compact code. - (Imp) Future implementations limited. So limited that DEC developed a new ISA, Alpha.
 (Imp) Future implementations limited. So limited that DEC developed a new ISA, Alpha.
So limited that DEC developed a new ISA, Alpha.
– (Imp) Expensive-to-implement modes go unused.
PARC V8 (Sun Microsystems)
Newer ISA, fixed 32-bit instruction size.
Load/Store instruction modes: indexed and 13-bit displacement
ALU instruction modes: register and 13-bit immediate.
sethi instruction modes: 22-bit immediate. (Used for moving large immediate into registers.)
+ (Imp) Uniform instruction sizes.
+ (Imp) Useful modes included.

03-17

EE 4720 Lecture Transparency. Formatted 19:35, 11 March 1998 from lsli03.

03-17